Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Similar documents
10GBASE-KR Start-Up Protocol

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Duobinary Transmission over ATCA Backplanes

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

100G EDR and QSFP+ Cable Test Solutions

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

32 G/64 Gbaud Multi Channel PAM4 BERT

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

P802.3av interim, Shanghai, PRC

40G SWDM4 MSA Technical Specifications Optical Specifications

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

10GBASE-R Test Patterns

Summary of NRZ CDAUI proposals

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

Datasheet SHF A Multi-Channel Error Analyzer

MR Interface Analysis including Chord Signaling Options

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Quad Copper-Cable Signal Conditioner

Comment #147, #169: Problems of high DFE coefficients

40G SWDM4 MSA Technical Specifications Optical Specifications

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Course Title: High-Speed Wire line/optical Transceiver Design

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

100GBASE-KP4 Link Training Summary

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

Equalizing XAUI Backplanes with the MAX3980

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

The EMC, Signal And Power Integrity Institute Presents

802.3bj FEC Overview and Status IEEE P802.3bm

100G-FR and 100G-LR Technical Specifications

EEE ALERT signal for 100GBASE-KP4

Technical Article MS-2714

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Further Investigation of Bit Multiplexing in 400GbE PMA

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

INSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE

SV1C Personalized SerDes Tester

40GBASE-ER4 optical budget

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

SMPTE-259M/DVB-ASI Scrambler/Controller

10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs

10Gbps SFP+ Optical Transceiver, 10km Reach

10GE WAN PHY: Physical Medium Attachment (PMA)

USB 3.1 ENGINEERING CHANGE NOTICE

QSFP SV-QSFP-40G-PSR4

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

400G-FR4 Technical Specification

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

40GBd QSFP+ SR4 Transceiver

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

SignalTap Plus System Analyzer

Tektronix Inc. DisplayPort Standard

GFT Channel Slave Generator

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

BER MEASUREMENT IN THE NOISY CHANNEL

Specification of interfaces for 625 line digital PAL signals CONTENTS

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

100G QSFP28 SR4 Transceiver

(51) Int Cl.: H04L 1/00 ( )

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

PAM8 Baseline Proposal

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Problems of high DFE coefficients

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Detailed. EEE in 100G. Healey, Velu Pillai, Matt Brown, Wael Diab. IEEE P802.3bj March, 2012

SM02. High Definition Video Encoder and Pattern Generator. User Manual

Functional Diagram: Figure 1 PCIe4-SIO8BX-SYNC Block Diagram. Chan 1-4. Multi-protocol Transceiver. 32kb. Receiver FIFO. 32kb.

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Agilent N5431A XAUI Electrical Validation Application

C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

10GBASE-LRM Interoperability & Technical Feasibility Report

EVLA Fiber Selection Critical Design Review

COSC3213W04 Exercise Set 2 - Solutions

CAUI-4 Chip to Chip Simulations

Transcription:

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Rob Brink, Agere Systems Bill Hoppin, Synopsys Supporters Ted Rado, Analogix John D Ambrosia, Tyco Electronics* * This contributor supports multi-level signaling standardization for certain applications. This support does not necessarily reflect the support of PAM-4 over competing technology solutions. 1

Scope and Purpose This presentation proposes a new PMD sublayer based on PAM-4 signaling. The new PMD leverages the 10GBASE-R PCS (clause 49) and 10Gb/s serial PMA (clause 51) to form a complete physical layer stack. This presentation describes the fundamental concepts behind the proposed PMD. This presentation describes how the proposed PMD satisfies the Task Force objectives for the single-lane 10Gb/s PHY. 2

Agenda Proposal Overview Link Simulations Link Initialization Protocol (LIP) Detail Conclusions 3

Layer Model HIGHER LAYERS OSI REFERENCE MODEL LAYERS APPLICATION PRESENTATION SESSION TRANSPORT NETWORK DATA LINK PHYSICAL RECONCILIATION PCS PMA PMD AUTONEG LLC MAC CONTROL (OPTIONAL) XGMII XSBI MAC Use 10GBASE-R PCS (clause 49) Use 10Gb/s Serial PMA (clause 51) Confine new work to the PMD sublayer MEDIUM 4

Proposal Overview 5 Reduce occupied bandwidth through the use of PAM-4 signaling. Reduces required equalization effort. SNR improvement for worst-case channel exceeds the 9.5dB lost to multi-level. Divide equalization effort between the transmitter and receiver. Define an adaptive transmitter. Precise equalization is easier to implement at the transmitter. Alleviates burden on receiver circuitry. Transmitter is trained during link initialization, and then the settings are frozen. Requires a receiver-to-transmitter communication path (but only during link initialization). Continuously adaptive receiver. Simpler, lower power design due to pre-compensation at the transmitter. Tracks time-variation due to temperature and humidity changes.

Link Model signal_detect PMD Service Interface ENCODE DECODE TX FIR Link Initialization Protocol (LIP) Adaptation RX MDI MDI RX Adaptation Link Initialization Protocol (LIP) FIR TX ENCODE DECODE PMD Service Interface signal_detect 6

Encoding/Decoding Each PAM-4 symbol carries two information bits. 10.3125Gb/s 5.15625Gbaud Simple linear encoding preserves DC balance. Bits [MSB, LSB] 00 10 01 11 Symbol -3-1 +1 +3 7

Agenda Proposal Overview Link Simulations Link Initialization Protocol (LIP) Detail Conclusions 8

Link Simulations Basic premise and feasibility are demonstrated using channel data representative of the worst-case environment. Transmitter contains 5-tap adaptive finite impulse response (FIR) filter. Filter is trained using only -3 and +3 symbols, as described later. Training pattern is PN-7. For the purpose of this simulation, LMS adaptation is employed. Receiver equalizer is modeled as a simple gain peaking amplifier. No time varying element in this simulation. Following training, the PAM-4 eye is evaluated. Sample point is positioned at eye center. Vertical and horizontal eye opening is reported at 1E-15. 9

Test Channel -8dB at 0.75 x 5.15625GHz R C C R R = 40Ω, C = 0.771pF 10 Note: Tx/Rx load model not intended to represent a specific implementation. Rather, its purpose is to ensure that mismatch effects are included in the simulation.

Equalizer Training Transmitter Gaussian Pulse, T r (20-80%) = 50ps Channel Receiver 4dB Gain Peaking at 2.5GHz 11

10Gb/s Operation (0.05UI p-p Tx RJ, no crosstalk) Vertical Eye Opening (at 1E-15) Horizontal Eye Opening (at 1E-15) 0.16 au 0.28 UI Effective DJ, Peak-Peak 0.65 UI Effective RJ, RMS 0.004 UI 12

Crosstalk Only single-aggressor NEXT and single-aggressor FEXT applied. Exceeds proposed multi-disturber allocation. Near-end aggressors assumed to be asynchronous with respect to the signal of interest (+100ppm). Peak value walks across eye. Far-end aggressors assumed to synchronous with respect to the signal of interest. Peak value fixed at eye center (worstcase analysis). Near-end and far-end aggressors assumed to be similar transmitters driving similar channels. Same output amplitude, rise time, and FIR tap settings. 13

10Gb/s Operation (0.05UI p-p Tx RJ, crosstalk) Vertical Eye Opening (at 1E-15) Horizontal Eye Opening (at 1E-15) 0.10 au 0.19 UI Effective DJ, Peak-Peak 0.66 UI Effective RJ, RMS 0.010 UI 14

Jitter In this simulation, deterministic jitter is the intrinsic jitter due to unconstrained switching among PAM-4 levels. Random jitter is increased from base value 0.05 to 0.15UI p-p (as measured at 1E-15). Note that at 0.10UI p-p, a 1000mV ppd output voltage will yield at 45mV ppd eye opening at the slicer input. Rx Normalized Eye Height (au) / Width (UI) 0.20 0.18 0.16 0.14 0.12 0.10 0.08 0.06 0.04 0.02 0.00 0.00 0.05 0.10 0.15 0.20 Height Width Tx Random Jitter (UI p-p at 1E-15) NOTE: In this simulation, eye height is normalized to a 2V p-p Tx output voltage. This does not imply that the solution requires 2V p-p. 15

Aside: NRZ Link Simulations Driver rise time and Tx / Rx termination models changed to be more appropriate for a 10Gb/s NRZ design. Transmitter contains 3-tap adaptive finite impulse response (FIR) filter (two pre-cursor taps). Receiver is modeled as a gain peaking filter followed by a 5-tap decision feedback equalizer. Gain peaking at f baud /2 is identical to PAM-4 gain peaking at f baud /2. Transmit and receive equalizers are jointly trained. Training pattern is PN-7, LMS adaptation is employed. Following training, the NRZ eye is evaluated. Sample point is positioned at eye center as seen at the output of the gain peaking filter. Vertical and horizontal eye opening is reported at 1E-15. 16

Equalizer Training (NRZ) Transmitter Gaussian Pulse, T r (20-80%) = 30ps Channel Receiver 4dB Gain Peaking at 5GHz -8dB at 0.75 x 10.3125GHz 17 R = 40Ω, C = 0.385pF

NRZ Eye (0.05UI p-p Tx RJ, no crosstalk) Vertical Eye Opening (at 1E-15) Horizontal Eye Opening (at 1E-15) 0.16 au 0.45 UI Identical to PAM-4 eye height! Effective DJ, Peak-Peak 0.48 UI Effective RJ, RMS 0.004 UI Note: Crosstalk completely closes the eye at 1E-15 18

Agenda Proposal Overview Link Simulations Link Initialization Protocol (LIP) Detail Conclusions 19

Link Initialization Protocol (LIP) Facilitates clock recovery. Optimizes transmitter FIR. Automatic power control. Receiver may steer the transmitter output voltage to the minimum level required for acceptable performance. Optimize receiver equalizer. 20

LIP Frame Format Transmitted using only -3 and +3 symbols. NRZ signaling at 5.15625Gb/s. Frame length is 560 bits. Divisible by both 16 and 20. 4-byte frame marker, 8-byte control channel, 58-byte training pattern Transmission Order Frame n-2 Frame n-1 Frame n Frame n+1 Frame n+2 Frame Marker Control Channel Training Pattern 21

Frame Marker Delimits LIP frames. Fixed 4-byte pattern, 0xFFFF_0000 Detectable over unequalized or partially equalized channels. Does not occur in control channel or training pattern. Also may be used as a polarity check (reception of 0x0000_FFFF indicates polarity reversal). 22

Control Channel 2-bytes of control information (8-bytes after encoding). Status report. Coefficient update. Double-Wide Manchester Coding Guarantees 50% transition density. Guarantees DC balance. 0 1 1100 0011 Prevents frame marker pattern from appearing in the control channel. Detectable over unequalized or partially equalized channels. Transmission Order Message Bit Encoded Sequence Frame Marker Control Channel Training Pattern Status Report Coefficient Update 23

Status Report ReceiverReady indicator (1-bit). Asserted (1) when receiver deems that equalization training (for both the transmitter and receiver) is complete. Status Report Transmission Order Coefficient Update Reserved (0) ReceiverReady Notes a) Fields shown prior to Manchester encoding. 24

Coefficient Update Supports parallel update of transmitter FIR coefficients to a maximum of 7 taps. It is not necessary for an implementation to support all 7 taps. Each tap has an associated action. Decrement / Hold / Increment Agnostic to the supported tap weight resolution. Tolerant of corrupted or lost coefficient updates. Actions applied to unsupported taps are ignored. Status Report Transmission Order Action Hold Decrement Encoding 00 01 Increment 10 Reserved 11 Notes a) Fields shown prior to Manchester encoding. b) By convention, c 0 is the main (or gain) tap. c +5 c +4 Coefficient Update c +3 c +2 c +1 c 0 c -1 25

Training Pattern Any DC-balanced random pattern will suffice. One possibility is the 464-bit pattern consisting of the pattern shown below (232-bits) followed by its inverse. Transmission Order Sync. Pattern [6-bytes] 00 FF 00 FF 00 FF Impulse [3-bytes] 00 80 00 High-Speed Clock [4-bytes] 1 b1 followed by x 7 + x 6 + 1 (all ones seed) [16-bytes] AA AA AA AA FE 04 18 51 E4 59 D4 FA 1C 49 B5 BD 8D 2E E6 55 26

LIP Highlights (1/2) LIP frames are signaled continuously using only -3 and +3 symbols. Absence of -1 and +1 symbols for an extended period indicates that the remote PMD wishes to re-initialize. Local receiver adaptation process sends FIR tap weight updates to the remote transmitter via the coefficient update field. The adaptation process itself is beyond the scope of the standard. A variety of algorithms may be employed. 27

LIP Highlights (2/2) When the local adaptation process determines that the local Tx and remote Rx a fully trained, it sets the ReceiverReady bit on outgoing LIP frames. The LIP state machine must see the ReceiverReady bit asserted three consecutive times before it concludes that remote receiver is ready to received data (no hair triggers). When the LIP state machine determines that the local and remote receivers are ready to receive data, it sends a fixed number of LIP frames to ensure that the remote receiver properly detects the ReceiverReady bit. 28

LIP State Diagram (1/3) Variables reset: Condition that is true until such time as the power supply for the device has reached its specified operating region. mr_train: Asserted by system management to initiate training. local_rr: Asserted by the link initialization protocol state machine when rx_trained is asserted. This value is transmitted as the ReceiverReady bit on all outgoing LIP frames. remote_rr: The value of remote_rr shall be set to FALSE upon entry into the TRAIN_LOCAL state. The value of remote_rr shall not be set to TRUE until no fewer than three consecutive LIP frames have been received with the ReceiverReady bit asserted. rx_trained: Asserted when the transmit and receive equalizers have been optimized and the normal data transmission may commence. loss_of_pam4: Asserted when X consecutive symbols are received without the presence of 1 or +1 symbols. This is an indication that the remote transmitter has reverted to LIP frames. The value of X shall be between 500 and 1500 PAM-4 symbols 29

LIP State Diagram (2/3) Timers wait_timer: This timer is started when the local receiver detects that the remote receiver is ready to receive PAM-4 data. The local transmitter will deliver wait_timer additional LIP frames to ensure that the remote receiver correctly detects the ReceiverReady state. The value of wait_timer shall be between 100 and 300 LIP frames. Messages TRANSMIT( ) TRAINING: Sequence of LIP frames. The status report and coefficient update fields are defined by receiver adaptation process. DATA: Sequence of PAM-4 symbols as defined by the output of the PAM-4 encoding block. 30

LIP State Diagram (3/3) reset + mr_train = TRUE TRAIN_LOCAL local_rr FALSE TRANSMIT(TRAINING) rx_trained = TRUE LINK_READY Start wait_timer TRANSMIT(TRAINING) TRAIN_REMOTE wait_timer_done local_rr TRUE TRANSMIT(TRAINING) remote_rr = TRUE SEND_DATA TRANSMIT(DATA) 31 loss_of_pam4

Example LIP Timing Diagram ReceiverRdy = 0 ReceiverRdy = 1 Device A LIP Frames LIP Frames IDLE and DATA Equalizer Training Period wait_timer Auto-Negotiation Equalizer Training Period wait_timer Device B LIP Frames LIP Frames IDLE and DATA 32 ReceiverRdy = 0 ReceiverRdy = 1

Robust Reception of LIP Frames Note: Simulations use same worst-case channel studied earlier. LIP Frames are transmitted using PAM-2 at 5Gbaud for more reliable reception over unequalized channels. Robustness may be improved through the use of simple equalizer pre-sets. No Preset Preset for 75% de-emphasis (c 0 = 11/14, c +1 = -3/14) frame marker training pattern control channel frame marker training pattern control channel 33

Agenda Proposal Overview Link Simulations Link Initialization Protocol (LIP) Detail Conclusions 34

PAM-4 Silicon Complexity and Cost Cost Decline of XAUI Quad and PAM-4 10Gb/s Serial Channel Relative Cost to XAUI Quad in Year 2000 1.20 1.00 0.80 0.60 0.40 0.20 0.00 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 Based on metrics today from devices on same 130nm process node Year 35 Single lane of 10Gb/s PAM-4 is less than ½ die area of a typical 10Gb/s XAUI quad today. Will follow similar XAUI cost declines going forward. Total Cost = Chip Test + Yield + Packaging as well as Backplane Interconnect. 10Gb/s PAM-4 is technically feasible and demonstrated in 130nm today. Extensive data for operation over 40 low-cost FR-4 backplane with two connectors.

PAM-4 Power Considerations Power Decline of XAUI Quad and PAM-4 10Gb/s Serial Channel Relative Power to XAUI Quad in Year 200 1.20 1.00 0.80 0.60 0.40 0.20 0.00 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 Year Based on metrics today from devices operating over 40 of low-cost FR-4 on same 130nm process node Single lane of 10Gb/s PAM-4 is less than ½ the power of a typical 10Gb/s XAUI quad today. Will follow additional power decline curve moving to smaller geometries. This estimates includes higher voltage supplies for I/O (however, it is possible that the higher output voltage is not required for the targeted channels). 36

Objectives Check Preserve the 802.3/Ethernet frame format at the MAC Client service interface. [Yes] Preserve min. and max. frame size of current 802.3 Std. [Yes] Support existing media independent interfaces. [Yes, XGMII via the 10GBASE-R PCS] Support operation over a single lane across 2 connectors over copper traces on improved FR-4 for links consistent with lengths up to at least 1m. [Yes, 10Gb/s operation simulated and demonstrated] Define a 1 Gb/s PHY Define a 10 Gb/s PHY Consider auto-negotiation. Support BER of 10^-12 or better. [Yes, 10Gb/s operation simulated and demonstrated to BER better than 10^-12] Meet CISPR/FCC Class A. [Automatic power control and reduction in occupied bandwidth help meet this requirement] 37

Conclusions A new PMD sublayer based on PAM-4 signaling is proposed. Use of transmitter pre-compensation greatly reduces receiver complexity. Link Initialization Protocol (LIP) maintains plug-and-play feel. Simple and robust. Methodology proven in simulation and in measurement. http://ieee802.org/3/bladesg/public/jan04/hoppin_01_0104.pdf http://ieee802.org/3/bladesg/public/mar04/hoppin_01_0304.pdf Proposed PMD satisfies the 5 Criteria and all Task Force objectives related to the 10Gb/s serial backplane PHY. 38

Thank You 39