Duobinary Transmission over ATCA Backplanes

Similar documents
Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

CAUI-4 Chip to Chip Simulations

Comment #147, #169: Problems of high DFE coefficients

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

New Serial Link Simulation Process, 6 Gbps SAS Case Study

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

32 G/64 Gbaud Multi Channel PAM4 BERT

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Further Investigation of Bit Multiplexing in 400GbE PMA

Problems of high DFE coefficients

The EMC, Signal And Power Integrity Institute Presents

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

New Results on QAM-Based 1000BASE-T Transceiver

USB 3.1 ENGINEERING CHANGE NOTICE

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

InfiniBand Trade Association

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

InfiniBand Trade Association

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

AMI Simulation with Error Correction to Enhance BER

BER margin of COM 3dB

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

More Insights of IEEE 802.3ck Baseline Reference Receivers

100G EDR and QSFP+ Cable Test Solutions

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

XLAUI/CAUI Electrical Specifications

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

Practical Bit Error Rate Measurements on Fibre Optic Communications Links in Student Teaching Laboratories

EC 6501 DIGITAL COMMUNICATION

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

Dual Link DVI Receiver Implementation

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

SV1C Personalized SerDes Tester

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

TERRESTRIAL broadcasting of digital television (DTV)

MR Interface Analysis including Chord Signaling Options

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Student Laboratory Experiments Exploring Optical Fibre Communication Systems, Eye Diagrams and Bit Error Rates

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

Further information on PAM4 error performance and power budget considerations

Generation of Novel Waveforms Using PSPL Pulse Generators

The Challenges of Measuring PAM4 Signals

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Ethernet Media Converters

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Datasheet SHF A Multi-Channel Error Analyzer

A Way to Evaluate post-fec BER based on IBIS-AMI Model

10GBASE-KR Start-Up Protocol

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

EVLA Fiber Selection Critical Design Review

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

Why Engineers Ignore Cable Loss

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar

UNH-IOL Physical Layer Knowledge Document

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

Summary of NRZ CDAUI proposals

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

Eye Doctor II Advanced Signal Integrity Tools

40GBd QSFP+ SR4 Transceiver

ELECTRICAL PERFORMANCE REPORT

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Transcription:

Duobinary Transmission over ATCA Backplanes Majid Barazande-Pour John Khoury November 15-19, 2004 IEEE 802.3ap Backplane Ethernet Task Force Plenary Meeting San Antonio Texas

Outline Introduction Adaptive FSE + DFE for Duobinary Signaling ATCA Backplanes Tyco Intel Simulation Results Equalizer Requirements and Conclusion 2

Duobinary, PR2 and NRZ Spectrums Duobinary requires the least amount of boost at higher frequencies. 3

Duobinary and PR2 Eye Diagrams In duobinary, Transition from 2 to 2 and 2 to 2 over one bit period is not allowed. Low horizontal Jitter 4

Adaptive FSE+DFE Block Diagram for Duobinary Signaling TX CHANNEL RECEIVER Precoding Hc T/2 T/2 T/2 T/2 T/2 C1 1 C2 1 C3 SUM G + Det. 2T T T _ d1 d2 d3 SUM 5

Equalizer and Source and Load parameters Transmitter: Transmitter pre-emphasis: For Long Channels (40 ) one pre-emphasis tap at at most 0.4 was used at transmitter. H Transmit amplitude: 800 mv peak-to-peak differential Receiver Equalizer: pre (z) = 1 α Fractionally Spaced Equalizer, 5 Taps (3 variable) Low sensitivity to sampling time. DFE: 3 Taps Receiver Input and Transmitter Output Models Z Differential 100 ohms resistance 0.5 pf of capacitance was used as a model for the effects via, package and chip capacitances. 1 6

Simulations parameters Optimum Coefficients are are obtained using adaptive LMS Algorithm. Simple Alexander timing recovery algorithm was used at the receiver. Floating point representation of coefficients No training pattern was used in the simulations. A wide variety of ATCA channels (provided by Intel and Tyco to IEEE 802.3 task force) were used for simulations. No Crosstalk. No TX or RX clock jitter. 7

BER Calculation and Margin Vertical and horizontal margins are defined to achieve BER of 1e- 15. Vertical Margin Subtract the effect of residual ISI after equalization Subtract the effect of dc offset and slicer sensitivity (total value of 10 mv is assumed) Margin is defined as the maximum standard deviation of residual Gaussian noise to achieve BER of 1e-15 Horizontal margin Subtract the effect of ISI on horizontal eye opening Margin is defined as maximum standard deviation of the residual clock jitter (Gaussian assumption) to achieve BER of 1e-15. 8

Intel ATCA Channels SDD12 Backplanes (B01, B03, B32, M32, T01, T20) were used in simulations. 9

Intel ATCA Channels Impulse Responses 10

Tyco ATCA Channels SDD12 Backplanes (Case1, Case3, Case4, Case6, Case7) were used in simulations. 11

Tyco ATCA Channels Impulse Responses 12

Simulation Results for Intel ATCA B1 Length: 2.25 +1.25 +2.97 Eye opening: 1 Vertical: 134 mv, (margin= 7.12 mv) Horizontal: 85 ps (margin = 5.3 ps) Pre-emphasis: 0 13

Simulation Results for Intel ATCA B3 Length: 2.25 +3 +2.97 Eye opening: Vertical: 133 mv (margin= 7 mv) Horizontal : 80 ps (margin = 5 ps) Pre-emphasis: 0 14

Simulation Results for Intel ATCA B32 Length: 2.25 +32 +2.97 ) Eye opening: Vertical: 124 mv (margin= 6.5 mv) Horizontal: 71 ps (margin = 4.4 ps) Pre-emphasis: 0 15

Simulation Results for Intel ATCA M32 Length: 4.75 +32 +3.79 ) Eye opening: Vertical: 94 mv (margin = 4.6 mv) Horizontal: 71 ps (margin = 4.4 ps) Pre-emphasis: 0 16

Simulation Results for Intel ATCA T1 Length: 2.73 +1.25 +3.18 ) Eye opening: Vertical 85 mv (margin = 4 mv) Horizontal: 71 (margin = 4.4 ps) Pre-emphasis: 0 17

Simulation Results for Intel ATCA T20 Length: 2.73 +12 +3.18 ) Eye opening: Vertical 111 mv (margin = 5.7 mv) Horizontal: 70 ps (margin = 4.4 ps) Pre-emphasis: 0 18

Simulation Results for Tyco ATCA Case1 Length: 10 +20 +10 Stub Bottom (or counter boring) Eye opening: Vertical: 98 mv (margin = 4.87 mv) Horizontal: 70 ps (margin = 4.4 ps) Pre-emphasis: 0.3 19

Simulation Results for Tyco ATCA Case3 Length: 10 +20 +10 Stub Bottom (or counter boring) Eye opening: Vertical : 93 mv (margin = 4.56 mv) Horizontal: 70 ps (4.4 ps) Pre-emphasis: 0.4 20

Simulation Results for Tyco ATCA Case4 Length: 10 +20 +10 Stub Bottom (or counter boring) Eye opening: Vertical: 98 mv (margin = 4.87 mv) Horizontal: 70 ps (margin = 4.4 ps) Pre-emphasis: 0.3 21

Simulation Results for Tyco ATCA case6 Length: 6 +10 +6 Top Layer (with stub) Eye opening: Vertical: 108 mv (margin = 5.5 mv) Horizontal: 70 ps (margin = 4.4 ps) Pre-emphasis: 0 22

Simulation Results for Tyco ATCA case7 Length: 6 +1 +6 Near Top layer (with stub) Eye opening: Vertical: 121 mv (margin = 6.3 mv) Horizontal : 75 (margin = 4.7 ps) Pre-emphasis: 0 23

Equalizer Requirements and Conclusion ATCA Backplanes provided by Intel and Tyco can be equalized with reasonable complexity, using duobinary modulation to achieve BER of 1e-15. A 5-tap feed-forward equalizer cascaded with 3-tap DFE can be used at the receiver to achieve good performance. To support long channels (40 ), a simple one-tap pre-emphasis at transmitter is required. 24