Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Similar documents
MR Interface Analysis including Chord Signaling Options

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

CAUI-4 Chip to Chip and Chip to Module Applications

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Summary of NRZ CDAUI proposals

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

CAUI-4 Chip to Chip Simulations

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

System Evolution with 100G Serial IO

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

PAM-2 on a 1 Meter Backplane Channel

CU4HDD Backplane Channel Analysis

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

100G EDR and QSFP+ Cable Test Solutions

BER margin of COM 3dB

ELECTRICAL PERFORMANCE REPORT

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Open electrical issues. Piers Dawe Mellanox

Problems of high DFE coefficients

Duobinary Transmission over ATCA Backplanes

Comment #147, #169: Problems of high DFE coefficients

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

The Challenges of Measuring PAM4 Signals

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

D1.2 Comments Discussion Document. Chris DiMinico MC Communications/ LEONI Cables & Systems

ModBox-1310nm-1550nm-28Gbaud-PAM nm & 1550 nm, 28 Gbaud PAM-4 Reference Transmitter

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

10Gbps SFP+ Optical Transceiver, 10km Reach

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

FEC Applications for 25Gb/s Serial Link Systems

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

XLAUI/CAUI Electrical Specifications

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

SECQ Test Method and Calibration Improvements

The EMC, Signal And Power Integrity Institute Presents

SHF Communication Technologies AG

IMPACT ORTHOGONAL ROUTING GUIDE

40G SWDM4 MSA Technical Specifications Optical Specifications

Equalizing XAUI Backplanes with the MAX3980

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

Datasheet SHF A

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

DataCom: Practical PAM4 Test Methods for Electrical CDAUI8/VSR-PAM4, Optical 400G-BASE LR8/FR8/DR4

40GBASE-ER4 optical budget

CAUI-4 Application Requirements

40G SWDM4 MSA Technical Specifications Optical Specifications

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

Further Investigation of Bit Multiplexing in 400GbE PMA

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Datasheet SHF A Multi-Channel Error Analyzer

802.3bj FEC Overview and Status IEEE P802.3bm

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

32 G/64 Gbaud Multi Channel PAM4 BERT

100GEL C2M Channel Reach Update

Architectural Consideration for 100 Gb/s/lane Systems

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

Belden IBDN System 10GX The next level of cabling performance

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

Keysight Technologies M8048A ISI Channels

40GBd QSFP+ SR4 Transceiver

QSFP SV-QSFP-40G-PSR4

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

10Gb/s Copper Physical Infrastructure Next Generation Category 6A Cabling System

RF Characterization Report

ModBox-1310nm-1550nm-NRZ 1310nm & 1550 nm, 28 Gb/s, 44 Gb/s Reference Transmitters

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

TP2 and TP3 Parameter Measurement Test Readiness

10Gbps 10km Range 1310nm SFP+ Optical Transceiver

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

Technical Feasibility of Single Wavelength 400GbE 2km &10km application

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

PAM8 Baseline Proposal

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

Transcription:

Simulation results for NRZ, ENRZ & PAM-4 on 16-wire full-sized 400GE backplanes Brian Holden Kandou Bus, S.A. brian@kandou.com IEEE 802.3 400GE Study Group September 2, 2013 York, United Kingdom

IP Disclosure As mentioned in the initial presentation of related material at the May and July 2013 802.3 meetings, this presentation includes technology that may be the subject of multiple patent applications, applications in process, and patents by Kandou Bus, S.A. Assuming that this Study Group results in a PAR, that Kandou Bus, S.A. is committed to filing an Letter of Assurance against that PAR. (IEEE Patcom will not accept a LOA against a study group.) That LOA will guarantee that licenses to patents derived from these applications will be available on a Reasonable And Non-Discriminatory basis, should Kandou s technology be adopted into the 400GE specification. Further, we pledge to be good corporate citizens. 2 2

Outline This presentation contains: Review of the 400GE backplane decision tree Technical feasibility simulation results for NRZ, ENRZ & PAM-4 on full-sized 400GE 16-wire backplane links Demonstrates that useful 400GE backplanes are technically feasible, completing an objective of the 400GE Study Group, since electrical backplane specifications have been an element of the previous three Ethernet speeds and their feasibility has been a question-mark for 400GE to date Consensus building activity Kandou will propose a new project at the next OIF meeting entitled: EEI-112/37-LR (Ensemble Electrical Interface at 112 Gbps and 37 GBaud, Long Reach) (Time allowing) ENRZ and the PCS layer 3 3

Review of decision tree of the options for 400GE backplanes Below is a decision tree for 400 GE backplanes (presented at the last meeting) 4 4

Review of Ensemble NRZ Ensemble NRZ coding delivers 3 bits over an ensemble of 4 wires The symbol rate is 2/3rds of what is required for differential NRZ for the same throughput For NRZ: 51.5 GBaud For ENRZ: 34.1 GBaud The transmit codewords are For NRZ: +/- (1, -1) For ENRZ: +/- (the four permutations of 1, -1/3, -1/3, -1/3) The termination line power for CML drivers is 1/3 of the two higher-speed differential NRZ channels that are otherwise needed at the same rate and throughput (the driver power is implementation dependent) For 2 x NRZ: 2 x 2 x 1 2 = 4 For 1 x ENRZ: 1 2 + 3 x (1/3) 2 = 1.33 The 4 wires in the ensemble must have low intra-ensemble skew, on the same order as differential s intra-pair skew Ensembles are terminated jointly to an AC ground at the receiver 5 5

Ensemble NRZ (ENRZ) Ensemble NRZ gets 3 bits per symbol over 4 wires Ensemble NRZ receivers are reference-less, like NRZ The SNR degradation is 6.5dB as compared to NRZ A specification similar to Clause 94 s linearity requirement but extended over the channel will be needed to constrain the combination of the Tx non-linearity and channel imbalances amongst the four wires so that binary DFEs can be used Imbalances cause crosstalk between the three sub-channels 34.1 GBaud binary DFEs will be much easier to implement than 51.5 GBaud binary DFEs Increases the throughput by 50% for a given DFE iteration bound frontier by delivering an effectively better channel Four correlated wires are better than two Review of Ensemble NRZ continued 6 6

The channel used was the second channel presented by TE Connectivity at the Geneva Meeting STRADA Whisper TM Backplane Channel 40 Link Test Set-up Simulated Channel H11-H12 G11-G12 F11-F12 H14-H15 G14-G15 F14-F15 H17-H18 G17-G18 F17-F18 All data is measured and includes 2.4mm test points Measurements are pair G14-G15 centric.s4p files 4 Near-End and 4 Far-End measurements Data is from 0-30GHz in 10MHz steps DAUGHTER CARD Board Material = Megtron6 VLP Trace length = 5 Trace geometry = Stripline Trace width = 6 mils Differential trace spacing = 9 mils PCB thickness = 110mils, 14 layers Counterbored vias, up to 6mil stub Test Points = 2.4mm (included in data) BACKPLANE Board Material = Megtron6 HVLP Trace length = 30 Trace geometry = Stripline Trace width = 7 mils Differential trace spacing = 9 mils PCB thickness = 200 mils, 20 layers Counterbored vias, up to 6mil stub CONNECTORS Dataset 1 includes Mated standard STRADA Whisper connector at each end Dataset 2 includes Mated Embedded Capacitor STRADA Whisper connector at one end and, Mated standard STRADA Whisper connector at other end 7 7

Simulated Channel That channel is about 5 dbs better than the 802.3bj draft spec. STRADA Whisper 4.5mm System EMBEDDED CAPACITOR 0 Differential Insertion Loss 0 Differential Return Loss -10-10 -20-20 Magnitude, db -30-40 -50 Magnitude, db -30-40 -50-60 -60 Magnitude, db -70-80 0-10 -20-30 -40-50 -60-70 THRU_G14G15 0.0 5.0E9 1.0E10 1.5E10 2.0E10 2.5E10 3.0E10 FEXT_H17H18 NEXT_G17G18 FEXT_F17F18 Frequency, Hz Differential Crosstalk NEXT_H14H15 FEXT_H11H12 POWER SUM NEXT_G11G12 NEXT_F14F15 FEXT_F11F12-70 -80 THRU_G14G15 0.0 5.0E9 1.0E10 1.5E10 2.0E10 2.5E10 3.0E10 Frequency, Hz 8 Crosstalk Aggressors 4 NEXT AND 4 FEXT Maximum Frequency = 30 GHZ PAM-2 [100GBASE-KR4] PAM-4 [100GBASE-KP4] COM* 5.663 db 9.0487 db 8-80 0 5 10 15 20 25 30 Frequency, GHz * COM = Channel Operating Margin, Figure of Merit for the channel per IEEE802.3bj Draft 2.1 Calculated using COM Matlab code provided on the IEEE 802.3bj website Code Revision = com_d2p1_02_0613 COM needs to be >3dB for the channel to be compliant. 8

Skew managed pair The TE Connectivity connector is a pair-in-row connector, which is perfect for use with ENRZ Our simulation used two 4-port S-Parameter data for the two pairs: The pairs had tight intra-pair backplane and daughter-card skew The pairs traveled on the same row of each connector The stripline pairs were independent Other simulations have shown that a 3x separation is optimal for ENRZ The three sub-channels are: (A+B)/2 vs. (C+D)/2 (weakest) (A+C)/2 vs. (B+D)/2 (A+D)/2 vs. (B+C)/2 9 9

Modulation-independent jitter calculation We calculate the modulation-technique-independent jitter magnitude In order to give an apples-to-apples comparison, we assume that the same semiconductor process node and PLLs are used for all three modulation techniques This jitter calculation is made using the 802.3bj Clause 93 COM jitter numbers with a detector error rate of 1E-5 (assuming the use of FEC) Rate (GBaud) 25.8 UI (ps) 38.8 10 Modulation-independent Jitter Dual-dirac jitter peak = 0.05UI 3.88 RMS jitter = 0.01UI 0.39 Random jitter with Q(1E-5) 3.31 Total (ps) 7.2ps 10

Simulations The following scenarios are simulated: Modulation NRZ ENRZ PAM-4 Rate (GBaud) 51.5 34.1 25.8 UI (ps) 19.4 29.3 38.8 The probability distribution functions are plotted The jitter is not included in the simulation and must be subtracted from the horizontal eye opening Simulation parameters: Transmit level = 1.2V Max V DiffPP including the FIR Transmit rise/fall time = 10ps 4 FEXT aggressors are include for each No added Tx/Rx circuit component noise is included for any Receiver uses a 14 Tap DFE for each 11 11

Simulated NRZ result Simulation at 51.5 GBaud The eye without jitter is 10.6 ps wide Subtracting 7.2 ps of jitter, the eye is effectively closed at 3.4 ps 12 12

Simulation at 34.1 GBaud The worst case eye (upper right) without jitter is 20.2 ps wide Subtracting 7.2 ps of jitter, the eye is open and 13 ps wide The eye is higher vertically than NRZ is as well Simulated ENRZ result 13 13

ENRZ at 34 The other two ENRZ eyes are slightly better Simulated ENRZ result 14 14

Simulation at 25.8 GBaud The worst case eye without jitter is 7.9 ps wide Simulated PAM-4 result Subtracting 7.2 ps of jitter, the eye is effectively closed at 0.7 ps wide Earlier 802.3bj presentations made similar projections about PAM-4 15 15

Consensus building Since ENRZ is that strange new multi-wire technology from Switzerland, consensus building is required Kandou will propose to start a new project at the October OIF meeting entitled EEI-112/37-LR or (Ensemble Electrical Interface at 112 Gb/s and 37 GBaud, Long-Reach) Hopefully that project will be started and help to work through the standards-related issues associated with using ENRZ long-reach links With luck, that output of that project will further the objectives of the 400GE Study Group (and/or the 802.3 project(s) that emerge from it) by specifying a reference-able link useful in a 16-wire full-sized 400 Gb/s backplane link 16 16

PCS layer requirements For the use of ENRZ Since this proposed use of Ensemble NRZ delivers three phase-associated 33 Gb/s channels, the PCS requirements for a sixteen wire 400GE backplane are that of four 100 Gb/s serial lanes. There is no need to have an additional PCS multiplexing layer to de-skew and align the three 33 Gb/s channels The linear H4 transform that ENRZ is based on delivers the data with no time ambiguity between the channels The three channels act as if they were a single 100 Gb/s serial link for alignment purposes 17 17

PCS interworking with 25 Gb/s optics It seems likely that both 25 or 50 Gb/s optics will be used to support 400 GE channels For these two cases, a 16-lane or 8-lane PCS layer would be used (16 x 25 or 8 x 50) Since a 3x33 Gb/s ENRZ link acts as if it were a single 100 Gb/s link, an additional PCS framing layer would be required after the ENRZ link to find the correct 25 Gb/s lanes for each of the optical links Multiplexing layers are also needed independent of the use of ENRZ for numerous cases including when using 50 Gb/s optics with a 16-lane PCS layer 18 18

Conclusions This presentation showed a positive simulation result for ENRZ and a negative result for both NRZ and PAM-4 over the TE Connectivity channel shown at the June meeting This demonstrates the technical feasibility of 16-wire 400GE backplane links, an important possible output of the 400GE Study Group ENRZ encoding may be a good choice for 16-wire 400GE backplane links ENRZ reduces the excessive link rate needed by NRZ links, allowing their construction with existing and well-understood implementation techniques ENRZ employs a relatively simple circuit & relies on a low-skew four wire ensemble that can be constructed with 2 correlated pairs and existing connectors ENRZ s linear nature allows implementation flexibility ENRZ saves a lot of power and has slightly lower EMI than NRZ does No ENRZ-specific PCS layer is required as it delivers a 100 Gb/s link Ensemble NRZ is much more like NRZ than PAM solutions are Ensemble NRZ can use ordinary binary DFEs if the linearity/balance of the ensemble over the channel is constrained through a specification 19 Kandou is proposing to start an EEI-112/37-LR project at the OIF 19