DEE2034: DIGITAL ELECTRONICS

Similar documents
INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

UNIVERSITI SAINS MALAYSIA. First Semester Examination. 2014/2015 Academic Session. December 2014/January 2015

UNIVERSITI MALAYSIA PERLIS. PLT106 Digital Electronics [Elektronik Digital]

UNIVERSITI MALAYSIA PERLIS. DMT 233 Digital Fundamental II [Asas Digit II]

EEU 202 ELEKTRONIK UNTUK JURUTERA

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics 1 [Electronik Digit 1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Elektronik Digit 1 [Digital Electronics1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics1 [Elektronik Digit 1]

UNIVERSITI SAINS MALAYSIA. Second Semester Examination 2012/2013 Academic Session. June 2013 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I]

UNIVERSITI SAINS MALAYSIA EEE 230 ELEKTRONIK DIGIT II

UNIVERSITI MALAYSIA PERLIS. EET107 Digital Electronics I [Elektronik Digit I]

EEE ELEKTRONIK DIGIT I

IEG 102 INTRODUCTION TO ENVIRONMENTAL TECHNOLOGY [PENGANTAR TEKNOLOGI PERSEKITARAN]

OPERASI PERKHIDMATAN SOKONGAN. PERPUSTAKAAN SULTAN ABDUL SAMAD Kod Dokumen: OPR/PSAS/GP01/ILB GARIS PANDUAN IDENTIFIKASI DAN MELABEL BAHAN

INTRODUCTION OF INDEXED PUBLICATION SEMAKAN PENERBITAN RADIS KATEGORI INDEXED PUBLICATION

(a) Tidak melebihi 500 patah perkataan (b) Ditulis dalam Bahasa Malaysia dan Bahasa Inggeris

UNIVERSITI SAINS MALAYSIA. Peperiksaan Semester Pertama Sidang Akademik 2002/2003

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

INSTRUCTION: This section consists of FOUR [4] structured questions. Answer ALL questions.

8-BITS X 8-BITS MODIFIED BOOTH 1 S COMPLEMENT MULTIPLIER NORAFIZA SALEHAN

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

UNIVERSITI TEKNOLOGI MALAYSIA

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

ROAD SHOW PENERBITAN BOOK CHAPTERS

Asynchronous (Ripple) Counters

HBT 502 PRINSIP DAN KAEDAH TERJEMAHAN LANJUTAN

1. Convert the decimal number to binary, octal, and hexadecimal.

EKT 121/4 ELEKTRONIK DIGIT 1

Counter dan Register

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

DETERMINISTIC AUTOMATIC TEST PATTERN GENERATION FOR BUILT-IN SELF TEST SYSTEM

MODULE 3. Combinational & Sequential logic

WINTER 15 EXAMINATION Model Answer

RS flip-flop using NOR gate

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Analogue Versus Digital [5 M]

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Chapter 5 Sequential Circuits

Minnesota State College Southeast

CHAPTER 4 RESULTS & DISCUSSION

SK KANGKAR PULAI PENTAKSIRAN BERTULIS AKHIR TAHUN. BAHASA INGGERIS PEMAHAMAN (BAHAGIAN A) Tahun 5 1 JAM 15 MINIT KELAS NAMA GURU

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

UNIVERSITI SAINS MALAYSIA. CMT222/CMM321 Systems Analysis & Design [Analisis & Reka Bentuk Sistem]

EE292: Fundamentals of ECE

ABSTRAK. Modeling Language (UML) yang terdiri dar i use cases, gambaraj ah aktiviti,

Experiment 8 Introduction to Latches and Flip-Flops and registers

ASYNCHRONOUS COUNTER CIRCUITS

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Other Flip-Flops. Lecture 27 1

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

RS flip-flop using NOR gate

St. MARTIN S ENGINEERING COLLEGE

Sesi Pengenalan Perpustakaan MODUL WEBOPAC. Program Literasi Maklumat 2017 Perpustakaan Sultan Abdul Samad

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Flip-Flops and Sequential Circuit Design

Registers and Counters

PURBANCHAL UNIVERSITY

Counters

LATCHES & FLIP-FLOP. Chapter 7

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Department of Computer Science and Engineering Question Bank- Even Semester:

CHAPTER 6 COUNTERS & REGISTERS

THE INFLUENCE OF THE DISCORD IN BUILDING DISTINCTIVNESS ON THE PERCEPTION OF TEHRAN S CITY IDENTITY

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

SEMESTER ONE EXAMINATIONS 2002

I I I I I I I I I I I I I I I I I I I I I I I I I

Registers and Counters

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

Scanned by CamScanner

UNlVERSITI MALAYSIA PERLIS. Peperiksaan Semester Pertama Sidang Akademik Januari 2013

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

SECTION A Questions 1-4 Choose the best word to fill in the blanks. Isi tempat kosong dengan perkataan yang terbaik.

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV

WINTER 14 EXAMINATION

Logic Design. Flip Flops, Registers and Counters

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Chapter. Synchronous Sequential Circuits

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

ELCT201: DIGITAL LOGIC DESIGN

CHAPTER 4: Logic Circuits

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Computer Architecture and Organization

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

211: Computer Architecture Summer 2016

Module -5 Sequential Logic Design

ENHANCED ASPECT LEVEL OPINION MINING KNOWLEDGE EXTRACTION AND REPRESENTATION MAQBOOL RAMDHAN IBRAHIM AL-MAIMANI UNIVERSITI TEKNOLOGI MALAYSIA

REPEAT EXAMINATIONS 2004 SOLUTIONS

Principles of Computer Architecture. Appendix A: Digital Logic

Transcription:

SECTION B : 60 MARS BAHAGIAN B : 60 MARAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. awab semua soalan. CLO1 QUESTION 1 SOALAN 1 a) Write the binary and hexadecimal numbers in the Table B1 (a). (Please answer this question in Appendix 1). Tuliskan nombor binari dan heksadesimal dalam adual B1(a). (Sila jawab soalan ini di Lampiran 1). Table B1 (a)/ adual B1(a) Decimal Binary Hexadecimal 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 [3 marks] [3 markah] 6 SULIT

CLO1 b) Convert 11000011110.11 2 to decimal, octal and hexadecimal numbers. Tukarkan 11000011110.11 2 kepada nombor desimal, oktal dan heksadesimal. CLO1 c) Complete the 8-bits addition of decimal number below in 2 s complement representation. Selesaikan 8-bit penambahan bagi nombor desimal di bawah menggunakan pelengkap dua. - 57 + (- 38) QUESTION 2 SOALAN 2 CLO1 a) Draw OR logic gates using NAND gates only. Lukiskan get logik ATAU menggunakan get TA DAN sahaja. [3 marks] [3 markah] 7 SULIT

C2 b) Refer to Table B2(b), Rujuk kepada adual B2 (b), i) Express the logic expression in Sum of Product (SOP) and Product of Sum (POS) form. Terbitkan persamaan logik dalam bentuk umlah Hasildarab (SOP) dan umlah Hasiltambah (POS). ii) Simplify the logic expression of SOP using arnaugh Map. Permudahkan persamaan logik menggunakan kaedah Peta arnaugh dalam bentuk SOP. Table B2 (b) / adual B2 (b) Inputs Output A B C Y 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 1 [5 marks] [5 markah] c) An office has a telephony system with 8 incoming calls but only one call can be connected to other department at one time. Tabulate the truth table and draw the logic circuit for the data operational circuit. Satu pejabat mempunyai sistem telefoni dengan 8 panggilan masuk tetapi hanya satu panggilan boleh disambungkan ke jabatan lain pada satu masa. Bina jadual kebenaran dan lukiskan litar logik bagi litar pengoperasian data tersebut. [7 marks] [7 markah] 8 SULIT

QUESTION 3 SOALAN 3 a) Draw a logic circuit for SR Flip-Flop positive edge trigger. Lukiskan litar logik untuk flip-flop SR picuan pinggir positif. [3 marks] [3 markah] b) Draw the output waveform, Q and Q for flip-flop positive edge trigger in Diagram B3 (b). Assume Q initial = 0. (Please answer this question in Appendix 1). Lukiskan gelombang keluaran Q, dan Q untuk flip-flop picuan pinggir positif di Rajah B3(b). Anggap Q awal = 0. (Sila jawab soalan ini di Lampiran 1). CLOC Q Q Diagram B3(b) / Rajah B3(b) 9 SULIT

c) i) flip-flop can be applied to construct T and D flip-flops. Draw the logic circuit for T flip-flop using flip-flop. Flip-flop boleh digunakan untuk membina flip-flop T dan D. Lukiskan litar logik flip-flop T menggunakan flip-flop. ii) List the differences between and SR flip-flop. Senaraikan perbezaan antara flip-flop dan SR. QUESTION 4 SOALAN 4 a) Identify THREE (3) ways to transfer data using shift register. enalpasti TIGA (3) cara untuk memindahkan data menggunakan alat daftar anjakan. [3 marks] [3 markah] b) Draw circuit diagram of 3 bits ohnson Counter using D flip-flop and explain the operation of it. Lukis gambarajah litar bagi pembilang ohnson 3 bit dengan menggunakan flip-flop D dan terangkan operasinya. 10 SULIT

c) i. List TWO (2) types of arithmetic operation in shift register application. Senaraikan DUA (2) jenis operasi arithmetik dalam kegunaan daftar anjak. ii. By using arithmetic operations from Question 4(c)(i), record the next data after 1 st clock shift in shift register when the current data is 00001010. Berdasarkan soalan 4(c)(i), rekod data seterusnya selepas anjakan jam pertama dalam alat daftar anjakan jika diberi data semasa ialah 00001010. 11 SULIT

SECTION C: 30 MARS BAHAGIAN C: 30 MARAH INSTRUCTION: This section consists of TWO (2) essay questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi DUA (2) soalan esei. awab semua soalan. C5 QUESTION 1 SOALAN 1 Given the Boolean expression: Diberi persamaan Boolean: Z ABCD ABCD ABCD ABC D ABCD ABCD Develop a truth table for the Boolean expression given. Simplify the Boolean expression using Boolean Algebra and arnaugh Map. Then, design the logic circuit that has been simplified. Bina jadual kebenaran berdasarkan persamaan Boolean yang diberi. Permudahkan persamaan Boolean tersebut dengan kaedah Algebra Boolean dan Peta arnaugh. Seterusnya, rekabentuk litar logik bagi persamaan Boolean yang telah dipermudahkan tadi. [15 marks] [15 markah] 12 SULIT

C5 QUESTION 2 SOALAN 2 Figure C2 shows an asynchronous counter. Rajah C2 menunjukkan pembilang tak segerak. 1 QA QB QC Clk Clear Clear Clear Figure C2 / Rajah C2 From the Figure C2, develop the Truth Table, state diagram and then state the Modulus (MOD) of that counter. Next, determine output frequency of 1 st and 2 nd flip-flop if the input frequency is 25kHz. Dari Rajah C2, bina jadual kebenaran, rajah keadaan, dan kemudian nyatakan Modulo (MOD) bagi pembilang tersebut. Seterusnya, kirakan frekuensi keluaran untuk flip-flop pertama dan kedua jika frekuensi masukan ialah 25kHz. [15 marks] [15 markah] SOALAN TAMAT 13 SULIT

APPENDIX 1/ LAMPIRAN 1 NO. SIRI BUU AWAPAN : Nota : Lampiran ini mestilah dihantar bersama buku jawapan. QUESTION 1 (a) Decimal Binary Hexadecimal 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 QUESTION 3 (b) CLOC Q Q Figure B3(b) / Rajah B3(b) 14 SULIT