Sequential Logic Counters and Registers

Similar documents
Analysis of Sequential Circuits

Agenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Counter dan Register

Digital Fundamentals: A Systems Approach

Universal Asynchronous Receiver- Transmitter (UART)

Counters

ASYNCHRONOUS COUNTER CIRCUITS

Asynchronous Counter

Digital Logic Design ENEE x. Lecture 19

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Chapter 7 Counters and Registers

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

RS flip-flop using NOR gate

Experiment 8 Introduction to Latches and Flip-Flops and registers

CHAPTER 6 COUNTERS & REGISTERS

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Serial In/Serial Left/Serial Out Operation

Chapter 9 Counters. Clock Edge Output Q 2 Q 1 Q

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Registers and Counters

Chapter 9: Shift Registers

EKT 121/4 ELEKTRONIK DIGIT 1

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Registers and Counters

RS flip-flop using NOR gate

CHW 261: Logic Design

INC 253 Digital and electronics laboratory I

Introduction. Serial In - Serial Out Shift Registers (SISO)

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

CSC Computer Architecture and Organization

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Logic Design. Flip Flops, Registers and Counters

ELE2120 Digital Circuits and Systems. Tutorial Note 8

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Module -5 Sequential Logic Design

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

CHAPTER1: Digital Logic Circuits

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Registers & Counters. BME208 Logic Circuits Yalçın İŞLER

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Counters. ENT 263 Digital Electronics

Lecture 8: Sequential Logic

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Learning Outcomes. Unit 13. Sequential Logic BISTABLES, LATCHES, AND FLIP- FLOPS. I understand the difference between levelsensitive

Digital Fundamentals: A Systems Approach

LSN 12 Shift Registers

Chapter 6 Registers and Counters

Sequential Logic Circuit

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

IT T35 Digital system desigm y - ii /s - iii

1. Convert the decimal number to binary, octal, and hexadecimal.

LATCHES & FLIP-FLOP. Chapter 7

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall


EET2411 DIGITAL ELECTRONICS

UNIVERSITI TEKNOLOGI MALAYSIA

Chapter 4. Logic Design

Logic Design Viva Question Bank Compiled By Channveer Patil

Unit 11. Latches and Flip-Flops

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Vignana Bharathi Institute of Technology UNIT 4 DLD

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Scanned by CamScanner

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

MC9211 Computer Organization

Computer Organization & Architecture Lecture #5

VU Mobile Powered by S NO Group

ECE 3401 Lecture 11. Sequential Circuits

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

ECE 172 Digital Systems. Chapter 2.2 Review: Ring Counter, Johnson Counter. Herbert G. Mayer, PSU Status 7/14/2018

Decade Counters Mod-5 counter: Decade Counter:

MODULE 3. Combinational & Sequential logic

WINTER 15 EXAMINATION Model Answer

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Logic Design II (17.342) Spring Lecture Outline

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

ELTR 145 (Digital 2), section 2

Lecture 12. Amirali Baniasadi

Chapter 3 Unit Combinational

Chapter. Synchronous Sequential Circuits

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits

D Latch (Transparent Latch)

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

ECE 263 Digital Systems, Fall 2015

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

ASYNCHRONOUS SEQUENTIAL CIRCUIT CONCEPTS

Transcription:

Sequential Logic ounters and Registers ounters Introduction: ounters Asynchronous (Ripple) ounters Asynchronous ounters with MOD number < 2 n Asynchronous Down ounters ascading Asynchronous ounters svbitec.wordpress.com

Sequential Logic ounters and Registers Synchronous (Parallel) ounters Up/Down Synchronous ounters Designing Synchronous ounters Decoding A ounter ounters with Parallel Load svbitec.wordpress.com 2

Sequential Logic ounters and Registers Registers Introduction: Registers Simple Registers Registers with Parallel Load Using Registers to implement Sequential ircuits Shift Registers Serial In/Serial Out Shift Registers Serial In/Parallel Out Shift Registers Parallel In/Serial Out Shift Registers Parallel In/Parallel Out Shift Registers svbitec.wordpress.com 3

Sequential Logic ounters and Registers Bidirectional Shift Registers An Application Serial Addition Shift Register ounters Ring ounters ohnson ounters Random-Access Memory (RAM) svbitec.wordpress.com 4

Introduction: ounters ounters are circuits that cycle through a specified number of states. Two types of counters: synchronous (parallel) counters asynchronous (ripple) counters Ripple counters allow some flip-flop outputs to be used as a source of clock for other flip-flops. Synchronous counters apply the same clock to all flip-flops. svbitec.wordpress.com 5

Asynchronous (Ripple) ounters Asynchronous counters: the flip-flops do not change states at exactly the same time as they do not have a common clock pulse. Also known as ripple counters, as the input clock pulse ripples through the counter cumulative delay is a drawback. n flip-flops a MOD (modulus) 2 n counter. (Note: A MOD-x counter cycles through x states.) Output of the last flip-flop (MSB) divides the input clock frequency by the MOD number of the counter, hence a counter is also a frequency divider. svbitec.wordpress.com 6

Asynchronous (Ripple) ounters Example: 2-bit ripple binary counter. Output of one flip-flop is connected to the clock input of the next more-significant flip-flop. HIGH L FF FF L 2 3 4 Timing diagram... svbitec.wordpress.com 7

Asynchronous (Ripple) ounters Example: 3-bit ripple binary counter. HIGH 2 L FF FF FF2 L 2 3 4 5 6 7 8 2 Recycles back to svbitec.wordpress.com 8

Asynchronous (Ripple) ounters Propagation delays in an asynchronous (rippleclocked) binary counter. If the accumulated delay is greater than the clock pulse, some counter states may be misrepresented! L 2 3 4 2 t PLH (L to ) t PHL (L to ) t PLH ( to ) t PHL (L to ) t PHL ( to ) t PLH ( to 2 ) svbitec.wordpress.com 9

Asynchronous (Ripple) ounters Example: 4-bit ripple binary counter (negative-edge triggered). HIGH 2 3 L FF FF FF2 FF3 L 2 3 4 5 6 7 8 9 2 3 4 5 6 2 3 svbitec.wordpress.com

Asyn. ounters with MOD no. < 2 n States may be skipped resulting in a truncated sequence. Technique: force counter to recycle before going through all of the states in the binary sequence. Example: Given the following circuit, determine the counting sequence (and hence the modulus no.) All, inputs are (HIGH). B A L LR B L LR L LR svbitec.wordpress.com

Asyn. ounters with MOD no. < 2 n Example (cont d): All, inputs are (HIGH). B A L LR B L LR L LR lock NAND Output A B 2 3 4 5 6 7 8 9 2 MOD-6 counter produced by clearing (a MOD-8 binary counter) when count of six () occurs. svbitec.wordpress.com 2

Asyn. ounters with MOD no. < 2 n Example (cont d): ounting sequence of circuit (in BA order). lock A B NAND Output 2 3 4 5 6 7 8 9 2 Temporary state ounter is a MOD-6 counter. svbitec.wordpress.com 3

Asyn. ounters with MOD no. < 2 n Exercise: How to construct an asynchronous MOD-5 counter? MOD-7 counter? MOD-2 counter? uestion: The following is a MOD-? counter? F E D B A LR LR LR LR LR LR D E F All = =. svbitec.wordpress.com 4

Asyn. ounters with MOD no. < 2 n Decade counters (or BD counters) are counters with states (modulus-) in their sequence. They are commonly used in daily life (e.g.: utility meters, odometers, etc.). Design an asynchronous decade counter. (A.)' HIGH D B A L LR LR LR LR svbitec.wordpress.com 5

Asyn. ounters with MOD no. < 2 n Asynchronous decade/bd counter (cont d). HIGH D B A (A.)' L LR LR LR LR lock 2 3 4 5 6 7 8 9 D B A NAND output svbitec.wordpress.com 6

Asynchronous Down ounters So far we are dealing with up counters. Down counters, on the other hand, count downward from a maximum value to zero, and repeat. Example: A 3-bit binary (MOD-2 3 ) down counter. L ' ' ' 2 3-bit binary up counter L ' ' ' 2 3-bit binary down counter svbitec.wordpress.com 7

Asynchronous Down ounters Example: A 3-bit binary (MOD-8) down counter. L ' ' ' 2 L 2 3 4 5 6 7 8 2 svbitec.wordpress.com 8