INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

Similar documents
INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions.

DEE2034: DIGITAL ELECTRONICS

UNIVERSITI MALAYSIA PERLIS. PLT106 Digital Electronics [Elektronik Digital]

UNIVERSITI SAINS MALAYSIA. First Semester Examination. 2014/2015 Academic Session. December 2014/January 2015

UNIVERSITI MALAYSIA PERLIS. DMT 233 Digital Fundamental II [Asas Digit II]

EEU 202 ELEKTRONIK UNTUK JURUTERA

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics 1 [Electronik Digit 1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Elektronik Digit 1 [Digital Electronics1]

UNIVERSITI MALAYSIA PERLIS. EKT 124 Digital Electronics1 [Elektronik Digit 1]

UNIVERSITI SAINS MALAYSIA EEE 230 ELEKTRONIK DIGIT II

EEE ELEKTRONIK DIGIT I

UNIVERSITI MALAYSIA PERLIS. EET107 Digital Electronics I [Elektronik Digit I]

UNIVERSITI SAINS MALAYSIA. Second Semester Examination 2012/2013 Academic Session. June 2013 EEE 130 DIGITAL ELECTRONIC I [ELEKTRONIK DIGIT I]

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

IEG 102 INTRODUCTION TO ENVIRONMENTAL TECHNOLOGY [PENGANTAR TEKNOLOGI PERSEKITARAN]

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

1. Convert the decimal number to binary, octal, and hexadecimal.

EE292: Fundamentals of ECE

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Minnesota State College Southeast

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Lecture 12. Amirali Baniasadi

EKT 121/4 ELEKTRONIK DIGIT 1

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Registers and Counters

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Contents Circuits... 1

RS flip-flop using NOR gate

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Chapter 4. Logic Design

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

PURBANCHAL UNIVERSITY

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

CHAPTER 4: Logic Circuits

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

Registers and Counters

ROAD SHOW PENERBITAN BOOK CHAPTERS

INSTRUCTION: This section consists of FOUR [4] structured questions. Answer ALL questions.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

SEMESTER ONE EXAMINATIONS 2002

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Other Flip-Flops. Lecture 27 1

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

OPERASI PERKHIDMATAN SOKONGAN. PERPUSTAKAAN SULTAN ABDUL SAMAD Kod Dokumen: OPR/PSAS/GP01/ILB GARIS PANDUAN IDENTIFIKASI DAN MELABEL BAHAN

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

ME 515 Mechatronics. Introduction to Digital Electronics

St. MARTIN S ENGINEERING COLLEGE

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

MODULE 3. Combinational & Sequential logic

Unit 11. Latches and Flip-Flops

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Flip-Flops and Sequential Circuit Design

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Chapter 5 Sequential Circuits

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Counter dan Register

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Lecture 11: Synchronous Sequential Logic

RS flip-flop using NOR gate

Department of Computer Science and Engineering Question Bank- Even Semester:

UNIVERSITI TEKNOLOGI MALAYSIA

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

MC9211 Computer Organization

Logic. Andrew Mark Allen March 4, 2012

Chapter 6 Registers and Counters

North Shore Community College

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

CHAPTER 4: Logic Circuits

HBT 502 PRINSIP DAN KAEDAH TERJEMAHAN LANJUTAN

UNIVERSITI SAINS MALAYSIA. Peperiksaan Semester Pertama Sidang Akademik 2002/2003

WINTER 15 EXAMINATION Model Answer

TYPICAL QUESTIONS & ANSWERS

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Unit-5 Sequential Circuits - 1

UNIT IV. Sequential circuit

Registers and Counters

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

REPEAT EXAMINATIONS 2002

Chapter 8 Sequential Circuits

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Combinational / Sequential Logic

Chapter 3. Boolean Algebra and Digital Logic

Question Bank. Unit 1. Digital Principles, Digital Logic

Synchronous Sequential Logic

ECE 301 Digital Electronics

Transcription:

SECTION B: 60 MARKS BAHAGIAN B: 60 MARKAH INSTRUCTION: This section consists of FOUR (4) structured questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi EMPAT (4) soalan berstruktur. Jawab semua soalan. QUESTION 1 SOALAN 1 C1 a) State 1278 in binary number. Tukarkan 1278 kepada nombor perduaan. b) Convert the BCD code 10000111 to its equivalent binary and hexadecimal number. Tukarkan kod BCD 10000111 kepada nombor perduaan dan nombor perenambelasan yang senilai. c) Solve the 8-bits arithmetic operation below using 2 s complement method. -1310 +2210 Selesaikan operasi arithmetic 8-bit di bawah menggunakan kaedah pelengkap 2. -1310 +2210 7 SULIT

QUESTION 2 SOALAN 2 C1 a) Identify the logic gate for the Boolean algebra expression given below: Kenalpasti get logik untuk persamaan Boolean yang diberi dibawah: b) Simplify the following expression using Karnaugh map. Permudahkan persamaan berikut menggunakan peta Karnaugh. c) Draw and label logic circuit for Decimal to BCD encoder. Lukis dan labelkan litar logik untuk pengkod desimal ke kod BCD. 8 SULIT

QUESTION 3 SOALAN 3 C1 a) Label the symbol circuit for Clock SR flip flop. Lukiskan litar logik bagi flip flop SR berklok. C2 b) Determine the binary sequence at Q until 5 clock pulses with the aid of table. Assume that the flip-flop was initially cleared and J = Q, K = 1. Tentukan urutan binari Q untuk 5 denyut jam,dengan bantuan jadual kebenaran. Anggapkan data bagi flip flop telah diresetkan dan J = Q dan K = 1. [5 marks] [5 markah] c) Draw a logic circuit for JK flip-flop and then convert the logic circuit to T flipflop and D flip-flop. Lukiskan litar logik flip-flop JK dan kemudian tukarkan kepada litar logik tersebut menjadi flip-flop T dan flip-flop D. [7 marks] [7 markah] 9 SULIT

QUESTION 4 SOALAN 4 C2 a) List TWO (2) types of arithmetic operation in shift register application. Senaraikan DUA (2) jenis operasi aritmetik dalam kegunaan alat daftar anjak. b) Sketch a logic circuit for 4 bit Ring counter with a positive edge trigger. Lakarkan litar logik 4 bit pembilang Ring bagi picuan pinggir positif. c) Given the existing data in 4 bits shift register is 11102. The register is shifted FOUR (4) times to the right with the serial input being 0010. Illustrate the content of the register after each shift. Diberi data yang sedia ada dalam 4 bit alat daftar masukan ialah 11102. Alat daftar berkenan dianjak ke kanan secara sesiri sebanyak EMPAT (4) dengan data masukan ialah 0010. Tunjukkan kandungan data pada alat daftar tersebut bagi setiap anjakan. 10 SULIT

SECTION C: 30 MARKS BAHAGIAN C: 30 MARKAH INSTRUCTION: This section consists of TWO (2) essay questions. Answer ALL questions. ARAHAN: Bahagian ini mengandungi DUA (2) soalan esei. Jawab semua soalan. QUESTION 1 SOALAN 1 Construct the truth table and simplify the equation using Karnaugh Map. Then draw the logic circuit based on simplified equation. Given Y = A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D Bina jadual kebenaran dan ringkaskan persamaan ini menggunakan Peta Karnaugh. Kemudian lukiskan litar logik berdasarkan persamaan yang diringkaskan. Diberi Y = A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D + A.B.C.D [15 marks] [15 markah] 11 SULIT

QUESTION 2 SOALAN 2 C5 Construct a synchronous up counter circuit by using JK flip-flop that will count the number from 0, 2, 4, 6. Illustrate your design with the state diagram, excitation table, simplified Boolean equation using Karnaugh Map and logic circuit. Rekakan pembilang litar segerak ke atas dengan menggunakan flip-flop JK yang akan mengira nombor daripada 0, 2, 4, 6. Reka bentuk litar anda mestilah disertakan dengan rajah keadaan, Jadual Ujaan, Persamaaan Boolean yang telah diringkaskan dengan menggunakan Peta Karnaugh dan litar logik. [15 marks] [15 markah] SOALAN TAMAT 12 SULIT