Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Similar documents
Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

PAM-2 on a 1 Meter Backplane Channel

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

CAUI-4 Chip to Chip Simulations

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Summary of NRZ CDAUI proposals

System Evolution with 100G Serial IO

XLAUI/CAUI Electrical Specifications

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

CAUI-4 Chip to Chip and Chip to Module Applications

CU4HDD Backplane Channel Analysis

CAUI-4 Application Requirements

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

Application Space of CAUI-4/ OIF-VSR and cppi-4

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

ELECTRICAL PERFORMANCE REPORT

100GEL C2M Channel Reach Update

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

100G EDR and QSFP+ Cable Test Solutions

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

Validation of VSR Module to Host link

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

MR Interface Analysis including Chord Signaling Options

Equalizing XAUI Backplanes with the MAX3980

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Analysis of Link Budget for 3m Cable Objective

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

Performance comparison study for Rx vs Tx based equalization for C2M links

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Architectural Consideration for 100 Gb/s/lane Systems

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

Duobinary Transmission over ATCA Backplanes

50 Gb/s per lane MMF objectives. IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar

400G-FR4 Technical Specification

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

100G-FR and 100G-LR Technical Specifications

Analysis of Link Budget for 3m Cable Objective

Next Generation 인터페이스테크놀로지트렌드

50GbE and NG 100GbE Logic Baseline Proposal

Comment #147, #169: Problems of high DFE coefficients

Problems of high DFE coefficients

Datasheet SHF A Multi-Channel Error Analyzer

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

BER margin of COM 3dB

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Technical Feasibility of Single Wavelength 400GbE 2km &10km application

10Gbps SFP+ Optical Transceiver, 10km Reach

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

USB 3.1 ENGINEERING CHANGE NOTICE

Keysight Technologies M8048A ISI Channels

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

Prepare for Next Generation USB Technology Testing

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Further Investigation of Bit Multiplexing in 400GbE PMA

PCI Express. Francis Liu Project Manager Agilent Technologies. Nov 2012

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

InfiniBand Trade Association

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

D1.2 Comments Discussion Document. Chris DiMinico MC Communications/ LEONI Cables & Systems

500 m SMF Objective Baseline Proposal

Tektronix Inc. DisplayPort Standard

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

40G SWDM4 MSA Technical Specifications Optical Specifications

InfiniBand Trade Association

802.3bj FEC Overview and Status IEEE P802.3bm

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

PAM8 Baseline Proposal

The Challenges of Measuring PAM4 Signals

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

Transcription:

Measurements and Simulation Results in Support of IEEE 802.3bj Objective Jitendra Mohan, National Semiconductor Corporation Pravin Patel, IBM Zhiping Yang, Cisco Peerouz Amleshi, Mark Bugg, Molex Sep 2011, IEEE 802.3bj Meeting, Chicago 1

Agenda Measurement setup Cable Results Measured: 3m, 5m Backplane Results Measured: 0.6m Simulated: 1m Proposal for longer backplane channels Summary 2

Supporters Iain Robertson, TI Tom Palkert, Xilinx Scott Kipp, Brocade Myles Kimmitt, Emulex Mike Dudek, Qlogic 3

Measurement Setup Details CTLE CDR 25.8Gbps DE Driver 4-Channels NRZ Encoding CTLE front end LC-VCO based CDR DE Driver NSC Retimer Eval Board Molex zqsfp+ Eval Board 4

X4 Retimer X4 Retimer Measurement Setup Details BERT Anritsu Cable Setup BERT Tektronix Backplane Setup BERT Tektronix X4 Retimer X4 Retimer Integrated board Nelco 4000-13Si, 2.5 stripline zqsfp+ connectors 2x NSC Retimers On-board AC coupling Molex cables: 3m, 5m, 24AWG 2 nd BERT for asynchronous Xtalk 2x NSC Evaluation boards Rogers, 3 microstrip Molex Backplane Impact connectors, Meg-6 Daughter cards, Meg-6 External DC blocks, SMA cables No Xtalk (only one BERT available) 5

Cable Results 6

Measurement results Molex cables Channel Characterstics From bugg_010111.pdf 24AWG 3m Cable IL: 3m 15dB; 5m 17dB Host Board IL: ~4dB Total ll: 3m ~22dB; 5m ~24dB Channels independently analyzed by Intel (pg 21, 22) 5m 7

Measurement Results 3m Molex Cable BER < 1e-13 PRBS-31, 25.8Gbps Asynchronous crosstalk 7 aggressors, 1 victim 8

Measurement Results 5m Molex Cable BER < 1e-15 No crosstalk Performance limited by max EQ 9

Backplane Results 10

Measurement Results Molex Backplane Backplane Construction Total channel length: 0.6m PCB Material: DC: Megtron 6 (VLP Copper) BP: Megtron 6 (HVLP Copper) Trace width/spacing/width: DC: 5.7/9.3/5.7 mils BP: 7/9/7 mils 15mil via stubs on BP/DC Molex Impact TM Reference Backplane BP Insertion Loss: 22dB Molex Impact TM Daughter Card Setup Insertion Loss: 25dB + 6 ustrip 11

Measurement Results Molex Backplane BER < 1e-14 No crosstalk Performance limited by measurement setup, max EQ 12

System Simulations Matlab based SI simulation tool Correlated with lab measurements Time domain analysis for deterministic effects Overlay statistical analysis for random effects S-parameter channel model including crosstalk 25% higher aggressor, asynchronous frequency, PRBS-23 Package model Transmit model: 0.8Vpp; 3-tap FIR; 2.8ps DJ, 0.28UI TJ @ 1e-15 13

IBM 1m Channel Characteristics (Sep 11 contribution by Pravin Patel) Channel Characteristics Summary IBM 1m Backplane Channel (Ref: patel_2_0911.pdf) Insertion Loss: -30dB @ 12.9GHz (No significant discontinuities) Worst Crosstalk: -44dB @ 12.9GHz (#6 out of 8 crosstalk aggressors) 14

IBM 1m Channel Simulation Results (Sep 11 contribution by Pravin Patel, patel_2_0911.pdf) 25.8Gbps, PRBS-31 + NSC package TP1: After package Jitter = 0.33UI V eye-height = 630mV V peak-peak 800mV TX FIR = [0,1,0] TP2: After IBM 1m Channel Jitter = 1UI V eye-height = 0V TP3: After CTLE Jitter = 1UI V eye-height = 0mV Notes: IEEE 25Gbps TX Jitter: 2.8s DJ, 0.28UI TJ at BER < 10-15 TX V OD = 0.8V, Aggressor V OD = 1V 8 Asynchronous Crosstalk Aggressors Simulation BER Setting: 10-15 TP4: After DFE Jitter = 0.54UI V eye-height = 36mV TP5: Retimer Output Jitter = 0.21UI @ BER<10-15 V eye-height = 572mV V peak-peak 900mV 15

Proposal for Longer Reach (>1m or legacy backplanes) 16

Background Several presenters have shown that it is possible to meet 1m objective with improved FR-4 and NRZ encoding IBM, Altera, Vitesse, Intel, etc. at previous IEEE meetings Broadcom has shown that it maybe possible to meet 99% KR channels with PAM4 In practice, only a very small fraction of KR channels with loss >30dB and poor ICR are targeted at 25Gbps Most OEMs have used better materials and/or connectors There is flexibility in redesigning line cards with better material An alternate scheme to handle such channels is presented 17

ASIC ASIC ASIC ASIC ASIC ASIC Long reach proposal Break the longest links into two or three segments Consider the following example for a 40dB loss channel that may prove difficult for NRZ End to end loss: 40dB Two segments: 30dB and 10dB Three segments: 10dB, 20dB and 10dB theoretically >>40dB! ~10dB ~10dB ~10dB ~10dB ~10dB ~10dB NRZ Serial PHY NRZ Serial PHY ~20dB (or legacy) ~20dB (or legacy) ~20dB (or legacy) Benefits Extend the reach of NRZ beyond 40dB Retain the benefits of NRZ backward compatibility, forward integration etc. No $$ penalty for majority of 25G links that are much better than KR 18

Summary Demonstrated feasibility to 100GCU objectives Silicon results from 25dB insertion loss channels NRZ encoding, no FEC 5m zqsfp+ cable with expected host traces 0.6m Backplane + ~6dB setup losses Room for improvement Performance limited by setups and receive capability Significant improvement with DFE enabled Incremental improvement from better measurement setup Simulations show 1m over improved backplane easily achievable Data Encoding NRZ sufficient for 1m BP, 5m cable IEEE 100GCU objective Proposal to enable longer reach over legacy backplanes using NRZ Single PHY for backplane and front port applications 19

Thank You! 20