Embedded System Design

Similar documents
Embedded System Design

Why FPGAs? FPGA Overview. Why FPGAs?

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

FPGA Design with VHDL

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Sharif University of Technology. SoC: Introduction

Counters

L12: Reconfigurable Logic Architectures

IE1204 Digital Design F11: Programmable Logic, VHDL for Sequential Circuits

Microprocessor Design

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

L11/12: Reconfigurable Logic Architectures

IE1204 Digital Design. F11: Programmable Logic, VHDL for Sequential Circuits. Masoumeh (Azin) Ebrahimi

COE328 Course Outline. Fall 2007

24. Scaling, Economics, SOI Technology

Field Programmable Gate Arrays (FPGAs)

EEM Digital Systems II

Reconfigurable Architectures. Greg Stitt ECE Department University of Florida

Digital Circuits Part 1 Logic Gates

Laboratory Exercise 4

EECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...

Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques

Design and analysis of microcontroller system using AMBA- Lite bus

Sequential Circuit Design: Principle

Level and edge-sensitive behaviour

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

CDA 4253 FPGA System Design FPGA Architectures. Hao Zheng Dept of Comp Sci & Eng U of South Florida

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Design of VGA Controller using VHDL for LCD Display using FPGA

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

LUT Optimization for Memory Based Computation using Modified OMS Technique

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

A video signal processor for motioncompensated field-rate upconversion in consumer television

Synchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic

DIGITAL FUNDAMENTALS

Digital Fundamentals: A Systems Approach

Optimization of memory based multiplication for LUT

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

EE 367 Lab Part 1: Sequential Logic

PLTW Engineering Digital Electronics Course Outline

Chapter 1. Introduction to Digital Signal Processing

Administrative issues. Sequential logic

FPGA based Satellite Set Top Box prototype design

CPS311 Lecture: Sequential Circuits

Digital Electronics Course Outline

Designing for High Speed-Performance in CPLDs and FPGAs

DSP in Communications and Signal Processing

Testing Digital Systems II

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

FPGA Design. Part I - Hardware Components. Thomas Lenzi

Chapter 2. Digital Circuits

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

March 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices

Lab 2: Hardware/Software Co-design with the Wimp51

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.

Chapter Contents. Appendix A: Digital Logic. Some Definitions

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Integrated circuits/5 ASIC circuits

Embedded System Training Module ABLab Solutions

Design and Implementation of Signal Processing Systems: An Introduction

PRODUCT BROCHURE. Gemini Matrix Intercom System. Mentor RG + MasterMind Sync and Test Pulse Generator

Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)

ENGN3213 Digital Systems and Microprocessors Sequential Circuits

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

FPGA Development for Radar, Radio-Astronomy and Communications

TKK S ASIC-PIIRIEN SUUNNITTELU

Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray

Benchtop Portability with ATE Performance

Chapter 7 Counters and Registers

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer

An Efficient IC Layout Design of Decoders and Its Applications

AC : DIGITAL DESIGN MEETS DSP

Contents Circuits... 1

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

DX-10 tm Digital Interface User s Guide

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Research Article. Implementation of Low Power, Delay and Area Efficient Shifters for Memory Based Computation

6.3 Sequential Circuits (plus a few Combinational)

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA

Chapter 5 Flip-Flops and Related Devices

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC

Remote Diagnostics and Upgrades

ECE 372 Microcontroller Design

Hardware Implementation of Viterbi Decoder for Wireless Applications

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Using SignalTap II in the Quartus II Software

ALONG with the progressive device scaling, semiconductor

Transcription:

Embedded System Design p. 1/2 Embedded System Design Prof. Stephen A. Edwards sedwards@cs.columbia.edu Spring 2007

Spot the Computer Embedded System Design p. 2/2

Embedded System Design p. 3/2 Hidden Computers Casio Nokia 7110 Sony Camera Watch Browser Phone Playstation 2 Philips DVD Player Philips TiVo Recorder

Concurrency Legacy Languages Embedded System Design p. 4/2 Technical Challenges Real-time Complexity

Embedded System Design p. 5/2 Software complexity growing Size of Typical Embedded System 1985 13 kloc 1989 21 kloc 44 % per year 1998 1 MLOC 2000 2 MLOC 2008 16 MLOC Windows NT 4.0 2010 32 MLOC Windows 2000 Source: ESP: A 10-Year Retrospective, Embedded Systems Programming, November 1998

Digital Camera Block Diagram Embedded System Design p. 6/2

Embedded System Design p. 7/2 The Design Challenge Design optimal device that meets constraints on Price Functionality Performance Size Power Time-to-market Maintainability Safety

Embedded System Design p. 8/2 The Time-to-Market Challenge Possible Revenue Market Window Typical time-to-market constraint: 8 months Time

Embedded System Design p. 9/2 Simplified Revenue Model Sales Market ramp Loss due to delay On-time curve Delayed curve D W 2W Time Assuming a constant market ramp, on-time revenue is 1 2 bh = 1 2 2W W = W 2 and delayed revenue is 1 (2W D)(W D) so fractional revenue loss is 2 D(3W D) 2W 2 = O(D 2 ) Example: when W = 26 and D = 10, fraction lost is about 50%.

Embedded System Design p. 10/2 NRE Nonrecurring engineering cost: The cost of producing the first one. NRE cost dominates log Unit Cost Production cost dominates Low NRE, high production costs High NRE, low production costs log Volume

Embedded System Design p. 11/2 Embedded System Technologies Integrated Circuits Processing elements Design tools

Embedded System Design p. 12/2 IC Technology 1947: First transistor (Shockley, Bell Labs) 1958: First integrated circuit (Kilby, TI) 1971: First microprocessor (4004: Intel) Today: six wire layers, 45 nm features

Embedded System Design p. 13/2 Moore s Law Gordon Moore, 1965: Exponential growth in the number of transistors per IC Source: Intel

Embedded System Design p. 14/2 $1000 buys you this many CPS 10 8 10 6 10 4 10 2 Electromechanical Relay Tube Transistor Integrated Circuit 1 10 2 10 4 1900 1910 1920 1930 1940 1950 1960 1970 1980 1990 2000 Source: Ray Kurzweil, The Age of Spiritual Machines

Embedded System Design p. 15/2 1918 Sears Roebuck Catalog About $100 in today s dollars. From Donald Norman, The Invisible Computer, 1998.

Embedded System Design p. 16/2 Spectrum of IC choices Full Custom You choose polygons (Intel) Flexibility ASIC Gate Array circuit (Sony) wires FPGA PLD GP Processor SP Processor Multifunction Fixed-function logic network logic function program (e.g., Pentium) program (e.g., DSP) settings (e.g., Ethernet) part number (e.g., 74LS00)

Embedded System Design p. 17/2 Hardware and Software Hardware Parallel Synchronous Logic Gates Wire-based communication Fixed topology Low power More detailed High NRE Faster Software Sequential Asynchronous Stored programs Memory-based communication Highly programmable High power Less detailed No NRE Slower

Embedded System Design p. 18/2 Design Tools Hardware Logic Synthesis Place-and-route DRC/ERC/LVS Simulators Software Compilers Assemblers Linkers Debuggers

Embedded System Design p. 19/2 Cost of Designs is Rising 1981: 100 designer-months for leading-edge chip 10k transistors, 100 transistors/month 2002: 30 000 designer-months 150M transistors, 5000 transistors/month Design cost increased from $1M to $300M 10G 100M 1M 10k 100 Transistors per chip Transistors/designer-month 1980 1985 1990 1995 2000 2005 2010

Your Nemesis: The Altera DE2 Embedded System Design p. 20/2

DE2 Peripherals Embedded System Design p. 21/2

Embedded System Design p. 22/2 Class Structure Three Introductory Labs: 1.5 weeks each 1. Access, modify, and display memory in VHDL 2. An Ethernet chat client (software only) 3. Either (a) an FM audio synthesizer; (b) a video bouncing ball; or (c) image convolution with a 3 3 kernel The project: Design-your-own

Embedded System Design p. 23/2 Custom Project Ideas Broadly: C + VHDL + peripheral(s) Video game (e.g., Pac-Man) Video effects processor Digital picture frame Serial terminal Serial port monitor Very fancy digital clock (w/ video)

Embedded System Design p. 24/2 More Ideas Digital tone control Digital sound effects processor Real-time audio spectrum analyzer Speech synthesizer Internet radio

Embedded System Design p. 25/2 Projects from 2004 MIDI synthesizer Line-following robot with video vision SAE student vehicle telemetry system Stereo video vision system Pac-man-like video game Internet video camera

Embedded System Design p. 26/2 Projects from 2005 Scrabble Timer Scorched Earth Video Game SAE Auto Shifter Internet Radio Broadcaster 3D Maze Game Voice-over-IP Telephone JPEG decoder Sokoban video game Rally-X video game

Embedded System Design p. 27/2 Projects from 2006 Video-guided Lego Robot 360 camera de-warper Videogame with accelerated line-drawing Voice recorder Internet radio JPEG decoder Voice over IP tranceiver