Analog Television, WiMAX and DVB-H on the Same SoC Platform

Similar documents
ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

Laboratory platform DVB-T technology v1

MODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA

DIVERSITY DVB-T RECEIVER (DDR)

Dan Schuster Arusha Technical College March 4, 2010

A Real-time Input Data Buffering Scheme Based on Time Synchronization for a T-DMB Software Baseband Receiver

Presented by: Amany Mohamed Yara Naguib May Mohamed Sara Mahmoud Maha Ali. Supervised by: Dr.Mohamed Abd El Ghany

Digital Video Telemetry System

Satellite-Digital Multimedia Broadcasting (DMB) Terminal of Samsung

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

Mobile Multimedia Broadcasting Standards

Transmission System for ISDB-S

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

News from Rohde&Schwarz Number 195 (2008/I)

Graduate Institute of Electronics Engineering, NTU Digital Video Recorder

R&S FSQ-K91/K91n/K91ac WLAN a/b/g/j/n/ac Application Firmware Specifications

Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer

Satellite Digital Broadcasting Systems

A Programmable, Flexible Headend for Interactive CATV Networks

Commsonic. Satellite FEC Decoder CMS0077. Contact information

RiniLink R1000_SG. Covert Wireless Digital Surveillance COFDM System

Video Signals and Circuits Part 2

ATI Theater 650 Pro: Bringing TV to the PC. Perfecting Analog and Digital TV Worldwide

Structure/Features of ISDB-T

An FPGA Based Solution for Testing Legacy Video Displays

A Protoyping Platform for Spectrum Sensing in China

Television History. Date / Place E. Nemer - 1

WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems

10 Digital TV Introduction Subsampling

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Design, Simulation and Hardware Implementation of a Digital Television System: System Overview

Midterm Review. Yao Wang Polytechnic University, Brooklyn, NY11201

AN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0

B Joon Tae Kim Jong Gyu Oh Yong Ju Won Jin Sub Seop Lee

GALILEO Timing Receiver

Real Time PQoS Enhancement of IP Multimedia Services Over Fading and Noisy DVB-T Channel

PREMIUM HEADEND SYSTEM

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

TV Synchronism Generation with PIC Microcontroller

R&S SFD DOCSIS Signal Generator Signal generator for DOCSIS 3.1 downstream and upstream

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Commsonic. Satellite Demodulator CMS0059. Contact information

ENGN3213 Digital Systems and Microprocessors Sequential Circuits

TOWARD A FOCUSED MARKET William Bricken September A variety of potential markets for the CoMesh product. TARGET MARKET APPLICATIONS

Keysight E4729A SystemVue Consulting Services

ANNEX-AA. Structure of ISDB-T system and its technical features

Simulating DVB-T to DVB-T2 Migration Opportunities in Croatian TV Broadcasting

Professional Headend Solutions. A-LINE series featuring MPEG Encoder, Multiplexer, Scrambler, Modulators, and IP Streamers

REGIONAL NETWORKS FOR BROADBAND CABLE TELEVISION OPERATIONS

Microwave PSU Broadcast DvB Streaming Network

Next-Generation Digital Television Terrestrial Broadcasting Systems

High-Definition, Standard-Definition Compatible Color Bar Signal

Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University

DIGICAST DTVANE. DMB-9020 HD Professional IRD OVERVIEW

DVB-T2 modulator design supporting multiple PLP and auxiliary streams

THIRD generation telephones require a lot of processing

COPYRIGHTED MATERIAL. Introduction to Analog and Digital Television. Chapter INTRODUCTION 1.2. ANALOG TELEVISION

Proposed Standard Revision of ATSC Digital Television Standard Part 5 AC-3 Audio System Characteristics (A/53, Part 5:2007)

IQDEC01. Composite Decoder, Synchronizer, Audio Embedder with Noise Reduction - 12 bit. Does this module suit your application?

Performance Evaluation of Proposed OFDM. What are important issues?

Commsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.

Agilent E4430B 1 GHz, E4431B 2 GHz, E4432B 3 GHz, E4433B 4 GHz Measuring Bit Error Rate Using the ESG-D Series RF Signal Generators, Option UN7

B-LINE HIGH QUALITY SYSTEM

Multimedia. Course Code (Fall 2017) Fundamental Concepts in Video

Software Analog Video Inputs

Features of ISDB-T and Activities to spread watching DTV in Japan

Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology

The Discussion of this exercise covers the following points:

Digital Front End (DFE) Training. DFE Overview

GENERAL PURPOSE Signal generators. R&S SMBV100A vector signal generator allrounder and specialist at the same time

FullMAX Air Inetrface Parameters for Upper 700 MHz A Block v1.0

LDM Core Services Performance in ATSC 3.0

White Paper Versatile Digital QAM Modulator

Multimedia Standards

R&S CA210 Signal Analysis Software Offline analysis of recorded signals and wideband signal scenarios

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

R44E. 4-Channel Monitoring Encoder R-series Card Module User Manual. June 7, 2005 P/N

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

EBU Digital AV Sync and Operational Test Pattern

NAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal.

Performance Evaluation of DVB-T2 Time Interleaving in Mobile Environments

LTE-A Base Station Performance Tests According to TS Rel. 12 Application Note

Real Digital TV Accessed by Cellular Mobile System

A Guide to Standard and High-Definition Digital Video Measurements

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

An Overview of Video Coding Algorithms

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Sustaining Profitable Growth in the Consumer Business

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline

DQT1000 MODEL DIGITAL TO QAM TRANSCODER WITH DIGITAL PROCESSING AND MULTIPLEXING

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Messenger Veta Receiver Decoder (MVRD)

Professional 4-Channel DVB Receiver and Transmodulator Item: 5213

COSC3213W04 Exercise Set 2 - Solutions

Easy HD Expressway! HV-100E/HV-100J/HV-100EH Full HD Digital TV Modulator. HDMI/Composite(CVBS) to DVB-T/ISDB-T/ISDB-Tb

1 HDMI YPbPr HD Digital TV Compact Modulator QAM ATSC DVB-T 1080p/60

TV Test Transmitter SFL. Digital signals for use in production

Transcription:

Analog Television, WiMAX and DVB-H on the Same SoC Platform Daniel Iancu, Hua Ye, Vladimir Kotlyar Murugappan Senthilvelan, John Glossner * Gary Nacer, Andrei Iancu Sandbridge Technologies, Inc. 1 North Lexington Ave. White Plains, NY 10601 USA {diancu, huaye, vkotlyar, msenthilvelan, gnacer, aiancu jglossner}@sandbridgetech.com Abstract This paper presents a SW reconfigurable platform, capable of executing in real time both analog and digital television protocols as NTSC, PAL, SECAM and DVB-H. Our platform is also capable of executing WiMAX at 2.9 Mbps in real time, as well as other mobile telephony protocols like 3G UMTS or CDMA200. SW reconfigurability and low power consumption makes our platform suitable for mobile applications. Current analog and digital television systems have been developed in a combination of analog and/or digital hardware due to high computational processing requirements. They are also mostly limited to a single function either analog TV or, digital TV. DSPs in these systems have been limited to speech coding and orchestrating the custom hardware blocks. Despite the fact that in high-performance systems there may be over 2 million logic gates required to implement physical layer processing, the implementation may take many months to finalize. After the logic design is complete, any errors in the design may cause up to a 9 month delay in correcting and refabricating the device. This labor intensive process is counter productive to fast development cycles. In our approach, the entire physical layer is executed in SW using the SB3011 DSP from Sandbridge Technologies [1] allowing fast development cycles and support of multiple functions. (Abstract) I. INTRODUCTION As the microprocessors become more and more powerful, and the general propose DSPs are replaced by more capable Systems on Chip able to execute billions of instructions per second, there is a normal trend to replace the hardware based implementation of communication systems with more flexible and easy to maintain SW applications. In the past few years, the mobile industry went through dramatic changes. The lifespan of a mobile phone becomes less than two years. In addition, there are two competing factors: first, the need of adding more communication and multimedia components on the same hand held device and second, the form factors is shrinking continuously. To Jarmo Takala Tampere University of Technology, FI jarmo.takala@tut.fi * Delft University of Technology EEMCS overcome these competing factors, some reconfigurability is needed. The Sandbridge software solution for implementing the physical layer for various communication systems while conserving the power consumption, proves to be an attractive solution. Even if the digital TV is becoming increasingly attractive to provide mobile platforms with the capabilities of viewing TV broadcasting, the analog TV (NTSC, PAL, SECAM) is still the most common TV system. Therefore it is attractive, in our opinion, for the handheld device to be enabled with analog TV capabilities. In the following, we present the system and real time implementation and performance of the analog TV, DVB-H and WiMAX on the same Sandbridge SW platform. All communication systems presented in this paper share the same high level system block diagram illustrated in Figure 1. the radio frequency signal is down converted and, the resulting base band (or low intermediate frequency) signal is digitized. From that point the entire signal processing is done digitally. The paper is structured as follows: Section II describes the system implementation of the Analog Television, DVB- H and WiMAX. Section III includes the real time performance and conclusions. The references are listed in the last section. II. SYTEM DESCRIPTION A. Analog TV The system block diagram of the analog TV receiver [2] implemented in the SB3011 DSP is illustrated Figure 1. More system and algorithmic details are described in [3]. The received analog TV signal is first down converted to base band. The base band signal, or the composite video signal, is then digitized and passed to the DSP. From this stage, the entire video processing is executed digitally. In NTSC systems[2][5], each video frame consists of 2 color

fields or 525 lines. As shown in Figure 2., the first 20 lines of color field I, is the field-blanking period that carries the vertical synchronization pulses. The vertical synchronization pulses indicate the start of a new video frame. First, the horizontal synchronization and vertical synchronization sequences are detected and tracked by a Delay Lock Loop (DLL). The input video composite signal is then adjusted to achieve proper DC and IRE (Institute of Radio Engineers) scaling levels. RF/IF Front-End A/D SB3010 DSP TV Receiver Figure 1. System Block Diagram of Analog TV Receiver. The color field II starts from the middle of line 263, carrying another 20 lines for the second field-blanking period indicating the middle of the video frame. The rest of lines in color field I and II are the displayable video lines. Figure 3. illustrates the detailed video line signal timing and DC level information [5]. The various information carried by the video line must be constructed at predefined signal levels and timing to allow the receiver to reconstruct the RGB signals correctly. Each displayable video line consists of the following two parts: The Blanking Period carrying the Front Porch", the "Sync Tip or horizontal sync pulse" and the "Back Porch" with 9 ± 1 cycles of color burst riding on it. Figure 3. Details of Video Line Timing / Levels Information TV-Display H/V Synch Detection and Tracking DC Restoration and Gain Control Active Video Extraction Color Phase Extraction R G B to Pixel Conversion R G B Y/C Seperation C Color Demodulation Q R G B Reconstruction Y I Figure 4. Signal Processing Block Diagram of NTSC Receiver Figure 2. Color Field Blanking Sequence for NTSC The horizontal sync pulse are used by the receiver for line synchronization and frequency / timing offset tracking purposes. The color burst is a sine wave reference signal at the chroma carrier frequency. It is used to extract the phase and frequency information for decoding the I/Q modulated chroma signal. Following the back porch, is the second part of the video line carrying the actual displayable video information (luminance and I/Q modulated chroma signal). The analog TV receiver digital signal processing blocks implemented in the SB3011 DSP are illustrated in Figure 4.. The active video information is extracted line-by-line as follows: the Y/C, or luminance and color, are separated first, followed by the color I/Q demodulation and the RGB signals reconstruction. The RGB signals for the current video frame are finally converted to pixels and displayed on the LCD screen. B. Digital Video Broadcastin Due to its robustness to multi-path propagation conditions and support for high data rates, Coded Orthogonal Frequency Division Multiplexing (COFDM) has become one of the most popular modulation techniques for indoor and outdoor broadband wireless data transmission [4]. Digital Video Broadcasting, Terrestrial and Handheld DVB-T/H are COFDM communication systems [6] The block diagram of a generic DVB-H receiver is shown in Figure 5. The receiver includes all the blocks specific to OFDM receivers: coarse fractional frequency offset and integer frequency estimation, frequency tracking, coarse timing offset estimation and tracking, channel estimation, and correction, QAM symbol de-mapping. The block diagram of the base band processing for the 2k DVB-T receiver is illustrated in Figure 6. The detailed

implementation and real time performance for DVB-T/H is described in [9]. C. WiMAX The WiMAX 2.9 Mbps is also an OFDM communication system. The OFDM signaling format was selected, in preference to other competing formats such as single-carrier (SC) CDMA, due to its superior multipath performance. It permits significant equalizer design simplification in order to support operation in non line of sight (NLOS) fading environments. The OFDM demodulator which is the receiver front-end processing is shown in Figure 8.. The back-end signal processing block is the reverse of the transmitter pipeline. Note, for the 2.9 Mbps option, the RS decoder is not required. The front-end signal processing block diagram follows: the inputs to the A/D converter are the I and Q base-band signals coming from the RF chip. The I/Q signals are first 2:1 decimated and filtered to the FFT sampling frequency F s. PSDU IF-RF Scrambler DAC FEC Filtering Interleaving Cyc. Prefix Mapper IFFT Figure 5. Generic DVB-T receiver block diagram. Pilots Preamble Figure 7. WiMAX Transmitter Block Diagram Preamble Detection Pilot Detection / Int. Freq. Offset Det. Derotation Cyclic Prefix Removal OFDM Demodulation 256 PT FFT Channel Correction QAM Demapper Channel Viterbi Decoding Figure 6. 2k DVB-T block diagram. Initial Coarse Cyclic Prefix Detection / Initial Coarse Freq Offset DL CINR Post-FFT Carrier Freq. Offset Tracking To back-end processing The WiMAX transmitter block diagram, as specified in IEEE 802.16 [7], is depicted in Figure 7. while the receiver block diagram is illustrated in Figure 9. All signal processing functions described in the block diagrams, after the analog to digital (AD) and before the digital to analog (DA) converters, are executed in SW including all the RF controls. IQ A/D Decimation Filtering Sampling Rate Correction DL RSSI Measure Post-FFT Sampling Rate Offset Post-FFT Symbol Sync. Offset

Figure 8. WiMAX processing blocks We have shown that multiple communication protocols can coexist efficiently on the same software based development platform using the SB3011 processor. The entire development has been done using ANSI C, making the development process fast and easy to maintain. Rx RF Front-End OFDM Demodulator (Receiver Front-End Signal Processing Block) 100 802.16 OFDM PHY Receiver Back-End Signal Processing Block Deinterleaver Depuncturer b Viterbi Decoder % SB3011 Utilization 4x600MHz 90 80 70 60 50 40 30 Figure 9. Depuncturing/ Erasure Generation Erasure RS Decoder (255,239,8) Descrambler WiMAX Receiver Block Diagram The FFT sampling frequency is proportional to the channel bandwidth BW as follows: F s = floor( n BW / 8000) 8000 In our implementation, BW=7MHz, n=8/7, Fs=8MHz, the ADC sampling frequency will be at 2*Fs=16MHz. The system, algoriths and software implementation details are described in [8]. III. PERFORMANCE AND CONCLUSIONS The real time performance is illustrated in Figure 10. The Analog TV, for 525 lines and 30 frames per second requires less then one SB3011 core. WiMAX, at 2.9 Mbps for full frequency duplex (FDD) mode requires pretty much the entire processor, four cores. DVB-H is defined in the standard for three modes of operation: 2, 4 and 8k. For the three modes of operation, at 250Kbps and 1.5Mbps bit rates, the total processing requirement is between a fraction of a processor up to less then one half of a processor. 20 10 0 Analog TV WiMax DVB-H 2k/4k/8k (250kbps, 1.5Mbps ) Figure 10. Performance results for SB3011 real time implementation. REFERENCES [1] J, Glossner, D. Iancu, J. Lu, E. Hokenek, and M. Moudgill, A Software Defined Communications Baseband Design, IEEE Communications Magazine, Vol.41, No. 1, pp 120-128, January, 2003. [2] Recommendation ITU RBT.470-4 Television Systems [3] Hua Ye, Daniel Iancu, John Glossner, Vladimir Kotlyar, Andrei Iancu, Signal Processing Algorithms for DSP Implementation of Analog TV Receivers ICASSP 2006, pp. III-1168, Toulouse, France, June ( 2006). [4] R. Van Nee, Ramjee Prasad, OFDM For Wireless Multimedia Communications, Artech House Publishers, 2000. [5] Online information site: http://www.ntsc-tv.com/ [6] Digital Video Broadcasting (DVB), ETSI EN 300 744 V1.4.1 (2001-01). [7] IEEE Std 802.16 TN (2004) [8] Daniel Iancu, Hua Ye 1, Emanoil Surducan 1, Murugappan Senthilvelan 1, John Glossner 1,2, Vasile Surducan 2, Vladimir Koltyar 1, Andrei Iancu, Software implementation of the WiMAX on the SandBlaster Platform, Accepted for publication, SAMOS 2006, Samos, Greece, July ( 2006) [9] D. Iancu, H. Ye, Y. Abdelilah, E. Surducan, and John Glossner, On the Performance of Multiple OFDM Receivers for DVB, Proceedings of the Joint IST Workshop on Mobile Future & Symposium on Trends in Communications (SympoTIC 04), Bratislava, Slovakia, pp. 1-4, October 24-26, 2004.