10GBASE-KR Start-Up Protocol

Similar documents
Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

EEE ALERT signal for 100GBASE-KP4

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

De-correlating 100GBASE-KR4/CR4 training sequences between lanes

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

RS-FEC Codeword Monitoring for 802.3cd

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

100GBASE-KP4 Link Training Summary

Duobinary Transmission over ATCA Backplanes

Improving Frame FEC Efficiency. Improving Frame FEC Efficiency. Using Frame Bursts. Lior Khermosh, Passave. Ariel Maislos, Passave

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

PMD & MDIO. Jan 11, Irvine, CA. Jonathan Thatcher, Clay Hudgins, IEEE 802.3ae. 10 Gigabit Ethernet

Detailed. EEE in 100G. Healey, Velu Pillai, Matt Brown, Wael Diab. IEEE P802.3bj March, 2012

10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs

P802.3av interim, Shanghai, PRC

Programmable Pattern Generator For 10GBASE-R/W. Jonathan Thatcher. World Wide Packets

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

Laboratory 4. Figure 1: Serdes Transceiver

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Logic Design. Flip Flops, Registers and Counters

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

10GE WAN PHY: Physical Medium Attachment (PMA)

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

COSC3213W04 Exercise Set 2 - Solutions

Training & EEE Baseline Proposal

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Chapter 5 Flip-Flops and Related Devices

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

100G-FR and 100G-LR Technical Specifications

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

SMPTE-259M/DVB-ASI Scrambler/Controller

Figure 1: Feature Vector Sequence Generator block diagram.

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

10GBASE-R Test Patterns

Chapter 5 Synchronous Sequential Logic

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

40G SWDM4 MSA Technical Specifications Optical Specifications

10GBASE-LRM Interoperability & Technical Feasibility Report

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

Fast Quadrature Decode TPU Function (FQD)

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

100g cfp Health check Jean-Marie Vilain, Product Specialist, Transport and Datacom

Digital Audio Design Validation and Debugging Using PGY-I2C

FLIP-FLOPS AND RELATED DEVICES

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Logic Analysis Basics

Logic Analysis Basics

A Review of logic design

ET-REMOTE DISTANCE. Manual of ET-REMOTE DISTANCE

CS8803: Advanced Digital Design for Embedded Hardware

problem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts

DDA-UG-E Rev E ISSUED: December 1999 ²

IEEE 100BASE-T1 Physical Coding Sublayer Test Suite

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

CPS311 Lecture: Sequential Circuits

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Sequential Logic and Clocked Circuits

Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,

Baseline proposal update

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

8. Stratix GX Built-In Self Test (BIST)

Chapter 5: Synchronous Sequential Logic

802.3bj FEC Overview and Status IEEE P802.3bm

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS

The Discussion of this exercise covers the following points:

Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes

400G-FR4 Technical Specification

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

KSZ8081MLX. Features. General Description. Functional Diagram. 10Base-T/100Base-TX Physical Layer Transceiver. Revision 1.3

Error performance objective for 400GbE

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

User Guide UD51. Second encoder small option module for Unidrive. Part Number: Issue Number: 5.

KSZ8081MLX. General Description. Features. Functional Diagram. 10Base-T/100Base-TX Physical Layer Transceiver Data Sheet Rev. 1.0

AUDIOVISUAL COMMUNICATION

Error performance objective for 25 GbE

BER MEASUREMENT IN THE NOISY CHANNEL

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

IT T35 Digital system desigm y - ii /s - iii

Synchronization Issues During Encoder / Decoder Tests

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

802.3bj Scrambling Options

DisplayPort 1.4 Link Layer Compliance

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Logic Design Viva Question Bank Compiled By Channveer Patil

Dual Link DVI Receiver Implementation

1. What does the signal for a static-zero hazard look like?

KSZ8041RNL. General Description. Functional Diagram. 10Base-T/100Base-TX Physical Layer Transceiver. Data Sheet Rev. 1.4

KSZ8041NLJ. General Description. Functional Diagram. 10/100 Ethernet Transceiver with Extended Temperature Support. Data Sheet Rev. 1.

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

16 Stage Bi-Directional LED Sequencer

802DN Series A DeviceNet Limit Switch Parameter List

Backplane NRZ FEC Baseline Proposal

Transcription:

10GBASE-KR Start-Up Protocol 1 Supporters Luke Chang, Intel Justin Gaither, Xilinx Ilango Ganga, Intel Andre Szczepanek, TI Pat Thaler, Agilent Rob Brink, Agere Systems

Scope and Purpose This presentation describes a start-up protocol for 10GBASE-KR. This presentation is an extension of earlier presentations related to the Link Initialization Protocol. Incorporates feedback from various parties. Examines issues related to feedback loop stability. Examines interactions with Auto-Negotiation and Management. 2

From the November 2004 Plenary Straw Poll #7 Adaptive transmitter and training protocol is part of the 10GBASE-KR PMD. Yes: 35, No: 4, Abstain: 13 Straw Poll #9 [Chicago Rules] Training for 10GBASE-KR: Must implement, can turn off: 36 Must implement, cannot turn off: 6 Do not need to implement: 10 3

Agenda Start-Up Protocol Wish List Review of Link Initialization Protocol Link Model Training Frame Structure Start-Up Protocol Loop Stability Auto-Negotiation Management Conclusions 4

Start-Up Protocol Benefits Optimizes transmitter FIR. Automatic power control. Receiver may steer the transmitter output voltage to the minimum level required for acceptable performance. May also mitigate crosstalk. Optimize receiver equalizer. Joint adaptation of transmitter and receiver yields superior solution to independent adaptation. 5

Start-Up Protocol Wish List Simple. Robust and Reliable. Interoperable. Fast convergence time. Minimize time from connection to full link operation. 6

Agenda Start-Up Protocol Wish List Review of 10GBASE-KR Start-Up Protocol Link Model Training Frame Structure Start-Up Protocol Loop Stability Auto-Negotiation Management Conclusions 7

Link Model signal_detect PMD Service Interface ENCODE DECODE TRANSMIT FIR PMD CONTROL Adaptation RECEIVE MDI MDI RECEIVE Adaptation PMD CONTROL FIR TRANSMIT ENCODE DECODE PMD Service Interface signal_detect 8

Training Frame Summary (1/2) Frame length is 800 bits (100 bytes). Divisible by both 16 and 20. 36-bytes of overhead, 64-byte training pattern 1 frame every ~78ns at 10.3125Gb/s ~78ns Manchester Violation Control Channel Training Pattern Sent at ¼ the 10GBASE-KR signaling rate. 9

Training Frame Summary (2/2) Frame consists of a Control Channel followed by a Training Pattern. Control Channel is transmitted at 1/4 of the 10GBASE-KR signaling rate. Detectable over unequalized or partially equalized channels. Control channel is signaled with Differential Manchester Encoding. Guarantees 50% transition density. Guarantees DC balance. Refer to http://ieee802.org/3/ap/public/nov04/thaler_01_1104.pdf for encoding rules. Control channel begins with a Manchester Violation. Frame delimiter. 10

Slow Down Control Channel Define a slow-down factor of 4 10.3125Gb/s symbols. Maximum run length is 16 10.3125Gb/s symbols (in delimiter). 0 1 0 1 0 0 16 4 8 DELIMITER CONTROL CHANNEL 11

Control Channel The control channel communicates 32-bits of information. Maps to 2 16-bit registers in MDIO. Control channel must contain ReceiverReady (RR) bit to support start-up protocol, but other bits may assigned based on the PMD requirements. One way to do this is to specify a coefficient update field (16-bits) and status report field (16-bits). Transmission order is left-to-right. 31 16 15 0 UG c +5 c +4 c +3 c +2 c +1 c 0 c -1 RR Reserved (0) Coefficient Update Status Report 12

Coefficient Update (1/2) 2 bytes support parallel update of transmitter FIR coefficients to a maximum of 7 taps. It is not necessary for an implementation to support all 7 taps. Minimum number required to be determined via signaling simulation. Each tap has an associated action. Decrement / Hold / Increment Agnostic to the supported tap weight resolution. Tolerant of corrupted or lost coefficient updates. Actions applied to unsupported taps are ignored. 31 16 Action Hold Encoding 00 UG c +5 c +4 c +3 c +2 c +1 c 0 c -1 Decrement 01 Increment 10 Reserved 11 13

Coefficient Update (2/2) Update Gain (UG) Coefficient step size may be increased to speed convergence. Large gain may used in initially, then decreased to 1X for finer tuning. UG 00 Coefficient Step Size 1X 31 16 01 2X UG c +5 c +4 c +3 c +2 c +1 c 0 c -1 10 4X 11 8X 14

Status Report Third and fourth byte in the control channel. ReceiverReady (RR) indicator (1-bit). Asserted (1) when receiver deems that equalization training (for both the transmitter and receiver) is complete. 15 0 RR Reserved (0) 15

Training Pattern 64 bytes in length and transmitted at 10.3125Gbaud. Transmission order is left-to-right, top-to-bottom. T/2 Pattern 33 33 33 33 33 33 33 33 8 bytes Positive Impulse 00 80 00 3 bytes T Pattern 1 followed by x 7 + x 6 + 1 (all ones seed) T/2 Pattern AA AA AA AA AA FE 04 18 51 E4 59 D4 FA 1C 49 B5 BD 8D 2E E6 55 CC CC CC CC CC CC CC CC 5 bytes 16 bytes 8 bytes Negative Impulse FF 7F FF 3 bytes T Pattern 0 followed by x 7 + x 6 + 1 (all ones seed, inverted) 55 55 55 55 55 01 FB E7 AE 1B A6 2B 05 E3 B6 4A 42 72 D1 19 AA 5 bytes 16 bytes 64 bytes 16

Framing Algorithm The receiving framer is expected to implement a simple α δ framing algorithm. Upon reset the LIP receiver goes to the OOF (Out-of-Frame) state. The LIP receiver shall transition from the OOF state to the INF (In-Frame) state after finding the frame marker, one frame apart for α (2) consecutive frame times. The LIP receiver shall transition from the INF state to the OOF state if the frame marker is not found during δ (5) consecutive frames. Reset α consecutive frame marker matches < α consecutive frame marker matches OOF INF < δ consecutive frame marker mis-matches δ consecutive frame marker mis-matches 17

Start-Up Protocol Highlights Local receiver adaptation process sends FIR tap weight updates to the remote transmitter via the coefficient update field. The adaptation process itself is beyond the scope of the standard. A variety of algorithms may be employed. When the local adaptation process determines that the local Tx and remote Rx are fully trained, it sets the ReceiverReady bit on outgoing training frames. The state machine must see the ReceiverReady bit asserted three consecutive times before it concludes that the remote receiver is ready to receive data (no hair triggers). When the state machine determines that the local and remote receivers are ready to receive data, it sends a fixed number of training frames to ensure that the remote receiver properly detects the ReceiverReady bit. 18

State Diagram (1/3) Variables reset: Condition that is true until such time as the power supply for the device has reached its specified operating region. mr_train: Asserted by system management to initiate training. local_rr: Asserted by the link initialization protocol state machine when rx_trained is asserted. This value is transmitted as the ReceiverReady bit on all outgoing training frames. remote_rr: The value of remote_rr shall be set to FALSE upon entry into the TRAIN_LOCAL state. The value of remote_rr shall not be set to TRUE until no fewer than three consecutive training frames have been received with the ReceiverReady bit asserted. rx_trained: Asserted when the transmit and receive equalizers have been optimized and the normal data transmission may commence. loss_of_signal: De-asserted when the presence of an electrical signal is detected at the receiver. This is not an indication of the quality of the received signal (loss_of_signal = FALSE does not guarantee the signal is valid, only that that the peak-peak amplitude exceeds the specified value). 19

State Diagram (2/3) Timers wait_timer: This timer is started when the local receiver detects that the remote receiver is ready to receive data. The local transmitter will deliver wait_timer additional training frames to ensure that the remote receiver correctly detects the ReceiverReady state. The value of wait_timer shall be between 100 and 300 training frames. Messages TRANSMIT( ) TRAINING: Sequence of training frames. The coefficient update and status report fields are defined by receiver adaptation process. DATA: Sequence of symbols as defined by the output of the ENCODE block. 20

State Diagram (3/3) reset + loss_of_signal + mr_train = TRUE TRAIN_LOCAL local_rr FALSE TRANSMIT(TRAINING) rx_trained = TRUE LINK_READY Start wait_timer TRANSMIT(TRAINING) TRAIN_REMOTE wait_timer_done local_rr TRUE TRANSMIT(TRAINING) remote_rr = TRUE SEND_DATA TRANSMIT(DATA) 21

Timing Diagram ReceiverRdy = 0 ReceiverRdy = 1 Device A Training Frames Training Frames IDLE and DATA Equalizer Training Period wait_timer Auto-Negotiation Equalizer Training Period wait_timer Device B Training Frames Training Frames IDLE and DATA 22 ReceiverRdy = 0 ReceiverRdy = 1

Loop Stability Considerations (1/2) PMD Service Interface PMD(A) MDI SEND CORRECTION CORRECTED SYMBOLS MDI PMD(B) PMD Service Interface PROCESS CORRECTION SEND CORRECTION CORRECTED SYMBOLS AVAILABLE AT MDI SEND CORRECTION Control Channel Training Pattern Control Channel MEDIA DELAY PROCESSING DELAY MEDIA DELAY MEASURE CORRECTED SYMBOLS; COMPUTE NEXT CORRECTION 23

Loop Stability Considerations (2/2) As with any feedback loop, the loop delay must be managed to keep the loop stable. When the transmitter a sends correction to the link partner, there will be a predictable amount of time before the corrected symbols arrive at the receive MDI. 2 x MEDIA DELAY + PROCESSING DELAY MEDIA DELAY may be as high as 70 symbols at 10.3125Gbaud (based on Tyco Electronics Test Case 1). PROCESSING DELAY should be bounded (value TBD). Receiver must wait at least this amount of time before processing input symbols and computing the next correction. Additional time may be bought by sending training frames with all tap updates set to Hold. 24

10GBASE-KR Start-Up and Auto-Negotiation Auto-Negotiation and 10GBASE-KR start-up are de-coupled. Auto-Negotiation, if enabled, precedes start-up. If the 10GBASE-KR operating mode is selected, the start-up protocol immediately ensues. However, consideration needs to be given to parallel detection. The parallel detection algorithm uses link_status = READY to determine the appropriate operating mode. However, link_status = READY implies the PCS is synchronized, and this cannot be achieved before start-up is completed. It is not acceptable to require that the start-up protocol complete prior to parallel detection. Options: Make auto-negotiation mandatory for 10GBASE-KR. Base link_status = READY on training frame lock. For this option, it is necessary to guarantee that training frame lock cannot be achieved from auto-negotiation signaling. 25

Management Allocate MDIO registers in MMD = 1 (PMA/PMD) to support the 10GBASE-KR start-up protocol. Provide visibility into start-up protocol operation for management and diagnostic purposes. Support loop closure via an out-of-band control plane (in the event that the start-up protocol is disabled). 26

Management Register Set Local / Remote Coefficient Update Registers (RO) Corresponds to the 16-bit coefficient update field in the training frame control channel (sourced by local adaptation process or received in a training frame). Local / Remote Status Report Registers (RO) Corresponds to the 16-bit coefficient update field in the training frame control channel (sourced by local adaptation process or received in a training frame). Transmit Finite Impulse Response Filter Register Set (R/W) 8-bit signed representation of the FIR tap weights. Requires 4 registers to represent up to 7 taps. Use remaining 8 bits to report supported FIR step size. Additional Control/Status Bits Enable/Disable Training (maps to mr_train variable in state machine). Register and bit locations to be assigned 27

Out-of-Band Loop Closure Example below shows how MDIO registers could support out-ofband loop closure (closure in only one direction shown). PMD Service Interface FIR PMD(A) Management MDI MDI Adaptation PMD(B) Management PMD Service Interface MDC/MDIO MDC/MDIO UPDATE AND WRITE TX FIR SETTINGS (+ / 0 / - STEP SIZE) MANAGEMENT PLANE (OUT-OF-BAND) READ COEFFICIENT UPDATE REGISTER 28

Agenda Start-Up Protocol Wish List Review of 10GBASE-KR Start-Up Protocol Link Model Training Frame Structure Start-Up Protocol Loop Stability Auto-Negotiation Management Conclusions 29

Conclusions A simple start-up protocol for 10GBASE-KR is proposed to support joint transmitter / receiver adaptation. Requirements for loop stability are defined, and the coefficient action Hold is identified as a means to guarantee stability. Relationship of training and parallel detection is examined: Make auto-negotiation mandatory for 10GBASE-KR? Base link_status = READY on training frame lock? Management registers to support start-up protocol are defined. Register and bit assignments are TBD. 30

Thank You 31