From Synchronous to Asynchronous Design

Similar documents
Lecture 14: Computer Peripherals

Chrontel CH7015 SDTV / HDTV Encoder

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

Design and Implementation of an AHB VGA Peripheral

Synchronization Issues During Encoder / Decoder Tests

ATSC vs NTSC Spectrum. ATSC 8VSB Data Framing

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

Chapter 3 Fundamental Concepts in Video. 3.1 Types of Video Signals 3.2 Analog Video 3.3 Digital Video

Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology

AN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0

IQDEC01. Composite Decoder, Synchronizer, Audio Embedder with Noise Reduction - 12 bit. Does this module suit your application?

Understanding Multimedia - Basics

EECS150 - Digital Design Lecture 12 Project Description, Part 2

Tutorial on the Grand Alliance HDTV System

VIDEO 101: INTRODUCTION:

Section 4. Display Connector

Video 1 Video October 16, 2001

An FPGA Based Solution for Testing Legacy Video Displays

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

Communication Theory and Engineering

Presented by: Amany Mohamed Yara Naguib May Mohamed Sara Mahmoud Maha Ali. Supervised by: Dr.Mohamed Abd El Ghany

Rec. ITU-R BT RECOMMENDATION ITU-R BT PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE

Part 1: Introduction to computer graphics 1. Describe Each of the following: a. Computer Graphics. b. Computer Graphics API. c. CG s can be used in

NAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal.

CH7021A SDTV / HDTV Encoder

Part 1: Introduction to Computer Graphics

MPEG decoder Case. K.A. Vissers UC Berkeley Chamleon Systems Inc. and Pieter van der Wolf. Philips Research Eindhoven, The Netherlands

Section 14 Parallel Peripheral Interface (PPI)

10 Digital TV Introduction Subsampling

To discuss. Types of video signals Analog Video Digital Video. Multimedia Computing (CSIT 410) 2

Module 1: Digital Video Signal Processing Lecture 3: Characterisation of Video raster, Parameters of Analog TV systems, Signal bandwidth

MULTIMEDIA TECHNOLOGIES

Monitor and Display Adapters UNIT 4

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

RX-W42 Surveillance LCD Display

VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

The Avivo Display Engine. Delivering Video and Display Excellence

EAN-Performance and Latency

Video Graphics Array (VGA)

Jupiter PixelNet. The distributed display wall system. infocus.com

Motion Video Compression

Advantech Proudly Presents Professional Monitor Series

Dan Schuster Arusha Technical College March 4, 2010

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

Mahdi Amiri. April Sharif University of Technology

7inch Resistive Touch LCD User Manual

Introduction to Computer Graphics

These are used for producing a narrow and sharply focus beam of electrons.

Digital Television Fundamentals

Types of CRT Display Devices. DVST-Direct View Storage Tube

EZwindow4K-LL TM Ultra HD Video Combiner

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer

The World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)

Model 5240 Digital to Analog Key Converter Data Pack

TV Synchronism Generation with PIC Microcontroller

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

High Performance Raster Scan Displays

character time, microseconds (.4414 for Omega 400,.3636 for ikxlk) The following timing diagrams illustrate how these symbols are used:

A320 Supplemental Digital Media Material for OS

QRF5000 MDU ENCODER. Data Sheet

Design of VGA Controller using VHDL for LCD Display using FPGA

Camera Interface Guide

Part 2. LV5333 LV5381 LV5382 LV7390 LV7770 LV7330 LV5838 LT4610 LT4600 LT4446 LT4100 LT4110 Accessories

A better way to get visual information where you need it.

PixelNet. Jupiter. The Distributed Display Wall System. by InFocus. infocus.com

Computer Graphics NV1 (1DT383) Computer Graphics (1TT180) Cary Laxer, Ph.D. Visiting Lecturer

SDTV 1 DigitalSignal/Data - Serial Digital Interface

TV Character Generator

Transitioning from NTSC (analog) to HD Digital Video

A MISSILE INSTRUMENTATION ENCODER

. ImagePRO. ImagePRO-SDI. ImagePRO-HD. ImagePRO TM. Multi-format image processor line

Video to SXGA Converter Box ID#475

RX-W32 Surveillance LCD Display

hdtv (high Definition television) and video surveillance

PMCL300 Series TFT LCD Monitor 17-INCH, 19-INCH, OR 19-INCH WIDE, WITH MULTIMODE FUNCTIONALITY

Model 5405 Dual Analog Sync Generator Data Pack

iii Table of Contents

CEA Standard. Standard Definition TV Analog Component Video Interface CEA D R-2012

Logic Analyzer Auto Run / Stop Channels / trigger / Measuring Tools Axis control panel Status Display

4. ANALOG TV SIGNALS MEASUREMENT

for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space

Model 7130 HD Downconverter and Distribution Amplifier Data Pack

VM-100R. 1 RU HEIGHT PROGRAMMABLE 70 AND 140 MHz HIGH-PERFORMANCE VIDEO/AUDIO MODULATOR

Technical Bulletin 625 Line PAL Spec v Digital Page 1 of 5

Assessing and Measuring VCR Playback Image Quality, Part 1. Leo Backman/DigiOmmel & Co.

Timing and Synchronization in a Multi-Standard, Multi-Format Video Facility

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015

Technical Reference. ATSC TV A/D Controller FOR TFT LCD. Model : SKY-4100M. Copyright 2008 All Rights Reserved. REV.1.0_

BTV Tuesday 21 November 2006

Chapter 9 MSI Logic Circuits

TEST PATTERN GENERATOR

Models 5360 and 5365 Four Channel Analog to Digital Video Converters and Embedders Data Pack

5.1 Types of Video Signals. Chapter 5 Fundamental Concepts in Video. Component video

2 Product specifications

Spatio-temporal inaccuracies of video-based ultrasound images of the tongue

Harmonic Video Timing (HVT) By Mark Stockfisch Quantum Data

Description of ResE Video Applications and Requirements

Graphics Concepts. David Cairns

Transcription:

by Gerrit Muller Buskerud University College e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The most simple real time programming paradigm is a synchronous loop. This is an effective approach for simple systems, but at a certain level of concurrent activities an asynchronous design, based on scheduling tasks, becomes more effective. We will use a conventional television as case to show real time design strategies, starting with a straightforward analog television based on a synchronous design and incrementally extending the television to become a full-fledged digital TV with many concurrent functions. The complete course ASP TM is owned by Buskerud University College. To teach this course a license from Buskerud University College is required. This material is preliminary course material. The final material and course information can be found at: www.esi.nl/cursus. status: preliminary draft

Hard Real Time Design hard real time soft real time disastrous failure failure dissatisfaction irritation human safety device safety loss of information loss of functionality or (image) quality loss of eye hand coordination limited throughput waiting time 2 c 2006, Gerrit Muller PHRTpositioning

Case Simple Analog TV Simple Analog TV Multiple views on system Fundamentals of periodic or streaming Hard Real-Time applications System performance characterisation: Performance model Synchronous design concept 3 c 2006, Gerrit Muller PHRTatvIntro

Functional Flow Simple Analog Television User Interface ~100 ms Tuner User Interface ~100 ms demux Line demux: ~ 60µs Video signal de-mux Audio processing Bit detection ~ 150 ns Teletext processing Picture processing Audio / video sync ~ 20ms User i/f graphics generation Teletext overlay generation Video signal mux Control User Interface ~100 ms ~1.8ms / bit 4 c 2006, Gerrit Muller PHRTtelevisionArchitectureSimple

SW Construction Diagram UI Control Background task User input Txt Txt displ Audio proc. Video proc. Check status HRT 5 c 2006, Gerrit Muller PHRTtelevisionSWconstruction

Video Timing Hidden lines (can contain data) Scan line even Scan line odd Retrace even Retrace odd Vertical retrace For PAL-625: Line Frequency: 15.625 khz Scanning Lines: 625 Field Frequency: 50 Hz Hidden lines (can contain data) 6 c 2006, Gerrit Muller PHRTtelevisionScanLines

Audio-Video Synchronization Requirement 0 ms 40 ms 80 ms Time Images: Discrete in time Sound: Continuous in time Latency Sound and vision must be lip-sync or better Maximum latency ~ +/- 100 msec 7 c 2006, Gerrit Muller PHRTtelevisionImageSoundTiming

Synchronous Control Software Synchronous design Frame interrupt Frame interrupt Capture teletext Initiate video proc. Initiate audio proc. Check user input Do User Interface Display teletext (when active) Check status (HW) 20 msec 8 c 2006, Gerrit Muller PHRTtelevisionSynchrDesign

HW Diagram Mem CPU Control bus Tuner Audio proc. Video proc. Frame buffer gfx rendering D/A D/A Speaker CRT 9 c 2006, Gerrit Muller PHRTtelevisionHWdiagram

Exercise Synchronous design questions Estimate processing time on a 100 MHz ARM core Assuming that all processing and acquisition is done in HW Graphics rendering (user interface + teletext display) is done in SW Where do you expect variation? How feasible and how reliable is this design? 10 c 2006, Gerrit Muller PHRTtelevisionSynchrDesignExercise

Low Priority Work in the Background Design with multiple parallel tasks Do User Interface Display teletext (when active) Check status (HW) Do User Interface Display teletext (when active) Check status (HW) Frame interrupt Frame interrupt Frame interrupt image processing Parallel / background tasks image processing Parallel / background tasks image processing 20 msec 20 msec 11 c 2006, Gerrit Muller PHRTtelevisionSynchrDesignPlusBG

Synchronous or Asynchronous? Synchronous => Map on Highest frequency Constraints: - Processing frequency must be a whole (integer) multiple of the lower frequencies - Each process must be completed within the period of the highest frequency, together with the high-frequency process A-Synchronous => Concurrent processes 12 c 2006, Gerrit Muller PSRTDesignOpstionsSynchronousAsynchronous

Multiple Periods in a Simple TV Input signal Processing User Interface Power and Housekeeping Output 50 Hz 100 Hz 20 Hz 0.5 Hz 50, 100 Hz 13 c 2006, Gerrit Muller PSRTsimpleVideoMultiplePeriods

Summary Case Simple Analog TV Performance model requires: Simple Analog TV identification of processing steps their relation critical parameters and values Synchronous design sufficient for periodic applications with one dominant frequency Multiple views on system: HW diagram SW construction diagram Functional flow Time-line 14 c 2006, Gerrit Muller PHRTatvSummary

Case Digital Television From Analog TV to Digital TV Adding more input formats and output devices Multiple heterogenous periods: asynchronous design with concurrent tasks. 15 c 2006, Gerrit Muller PHRTfromATVtoDTVintro

Digital Television Input Many frequencies Video & Audio variable timing Output Processing Many frequencies Variable Many video variants (see table) Many audio variants (quality, number of speakers,...) 16 c 2006, Gerrit Muller PSRTdigitalTV

Simple Video Processing Pipeline multi task design complex TV In modern television the format of the image can change (e.g. widescreen) The user can set the refresh rate to higher values (e.g. 100Hz anti-flicker) Different displays (CRT, LCD, Plasma) can be attached that need the image in different formats (interlaced, non-interlaced, different refresh rates) Non interlaced images need special filtering of the image to prevent ragged images Signal enhancement Image improvement deinterlace Format adaptation (aspect ratio) Device specific processing CRT LCD Interlaced 100Hz non-interlaced 50Hz?? Other Clock Adaptation PLA 17 c 2006, Gerrit Muller PHRTtelevisionProcessingSimple

Table with ATSC Video Formats spec Horizontal pixels Vertical pixels Aspect ratio Monitor interface Format name Frames per sec Fields per sec 1080i60 30 60 yes 1920 1080 16:09 1080i 1080p30 30 30 no 1080p24 24 24 no 720p60 60 60 no 1280 720 16:09 720p 720p30 30 30 no 720p24 24 24 no 480p 480p60 60 60 no 704 480 16:09 480i60 30 60 yes 480i 480p30 30 30 no ATSC 480p24 24 24 no 480p 480p60 60 60 no 704 480 04:03 480i60 30 60 yes 480i 480p30 30 30 no 480p24 24 24 no 480p 480p60 60 60 no 640 480 04:03 480i60 30 60 yes 640 480i 480p30 30 30 no 480p24 24 24 no NTSC»640 483 04:03 Note 1 Note 1 30 60 yes Note 1: Some people refer to NTSC as 480i. Source: http://www.hdtvprimer.com/issues/what_is_atsc.html Transmitted interlaced 18 c 2006, Gerrit Muller PHRTatscTable

Data Packets in Digital TV Packet Data Compr. Audio Compressed Video Data Compr. Audio Compr. Video Data Reference Frame Frame Frame Frame Frame Frame Reference Frame 19 c 2006, Gerrit Muller PSRTdataInDigitalTV

Summary Case Digital Television From Analog TV to Digital TV Real-life applications rapidly introduce all kinds of variations Concurrent tasks cope with different periods 20 c 2006, Gerrit Muller PHRTfromATVtoDTVsummary

Colofon The ASP TM course is partially derived from the EXARCH course developed at Philips CTT by Ton Kostelijk and Gerrit Muller. Extensions and additional slides have been developed at ESI by Teun Hendriks, Roland Mathijssen and Gerrit Muller. 21 c 2006, Gerrit Muller PERFcolofon