Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Similar documents
REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

On the design of turbo codes with convolutional interleavers

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ

Decoder Assisted Channel Estimation and Frame Synchronization

Implementation of a turbo codes test bed in the Simulink environment

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Turbo Decoding for Partial Response Channels

A Novel Turbo Codec Encoding and Decoding Mechanism

Performance Study of Turbo Code with Interleaver Design

Review paper on study of various Interleavers and their significance

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT

Understanding ATSC Mobile DTV Physical Layer Whitepaper

NUMEROUS elaborate attempts have been made in the

IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING

A Robust Turbo Codec Design for Satellite Communications

EFFECT OF CODE RATE VARIATION ON PERFORMANCE OFOPTICAL CONVOLUTIONALLY CODED IDMA USING RANDOM AND TREE INTERLEAVERS

Interleaver Design for Turbo Codes

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

of 64 rows by 32 columns), each bit of range i of the synchronization word is combined with the last bit of row i.

ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS

Analysis of Various Puncturing Patterns and Code Rates: Turbo Code

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

THIRD generation telephones require a lot of processing

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization

Low Power Viterbi Decoder Designs

DESIGN OF HIGH SPEED RECONFIGURABLE COPROCESSOR FOR INTERLEAVER AND DE- INTERLEAVER OPERATIONS

On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

This paper investigates the performance of a The modem considered in this paper is a

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Transmission System for ISDB-S

OFDM-Based Turbo-Coded Hierarchical and Non-Hierarchical Terrestrial Mobile Digital Video Broadcasting

(12) United States Patent (10) Patent No.: US 6,810,502 B2

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Implementation and performance analysis of convolution error correcting codes with code rate=1/2.

Adaptive decoding of convolutional codes

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

TERRESTRIAL broadcasting of digital television (DTV)

Optimization of Multi-Channel BCH. Error Decoding for Common Cases. Russell Dill

The implementation challenges of polar codes

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

The Performance of H263-Based Video Telephony Over Turbo-Equalized GSM/GPRS

WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems

On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications

COM-7003SOFT Turbo code encoder/decoder VHDL source code overview / IP core

FEC code for 25/50/100G EPON

THE USE OF forward error correction (FEC) in optical networks

Successive Cancellation Decoding of Single Parity-Check Product Codes

Fig 1. Flow Chart for the Encoder

FEC code for 25/50/100G EPON

Evaluation of Cross-Layer Reliability Mechanisms for Satellite Digital Multimedia Broadcast

Implementation of CRC and Viterbi algorithm on FPGA

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

Exploiting A New Turbo Decoder Technique For High Performance LTE In Wireless Communication

CODING AND MODULATION FOR DIGITAL TELEVISION

Lecture 16: Feedback channel and source-channel separation

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

The Design of Efficient Viterbi Decoder and Realization by FPGA

802.3bj FEC Overview and Status IEEE P802.3bm

PCD04C CCSDS Turbo and Viterbi Decoder. Small World Communications. PCD04C Features. Introduction. 5 January 2018 (Version 1.57) Product Specification

FPGA Implementation OF Reed Solomon Encoder and Decoder

Hardware Implementation of Viterbi Decoder for Wireless Applications

TRANSMISSION OF COMPRESSED VIDEO SIGNALS THROUGH A SPREAD SPECTRUM CHANNEL

A 2.5 mw - 10 Mbps, Low Area MAP Decoder

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

Wyner-Ziv Coding of Motion Video

Physical Layer Built-in Security Enhancement of DS-CDMA Systems Using Secure Block Interleaving

BER Performance Comparison of HOVA and SOVA in AWGN Channel

A 13.3-Mb/s 0.35-m CMOS Analog Turbo Decoder IC With a Configurable Interleaver

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Robust Joint Source-Channel Coding for Image Transmission Over Wireless Channels

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization

Satellite Digital Broadcasting Systems

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel

THE RISE of emerging applications like cloud computing,

RS-FEC Codeword Monitoring for 802.3cd

On The Feasibility of Polar Code as Channel Code Candidate for the 5G-IoT Scenarios 1

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

DESIGN AND IMPLEMENTATION OF SYNCHRONIZATION ALGORITHMS FOR DTMB

Physical Layer Built-in Security Enhancement of DS-CDMA Systems Using Secure Block Interleaving

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD. In Re: U.S. Patent 7,116,710 : Attorney Docket No

INTERNATIONAL TELECOMMUNICATION UNION

PAPER A High-Speed Low-Complexity Time-Multiplexing Reed-Solomon-Based FEC Architecture for Optical Communications

An Adaptive Reed-Solomon Errors-and-Erasures Decoder

Frame Synchronization in Digital Communication Systems

Transcription:

Part 2.4 Turbo codes p. 1

Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes where, like a turbo engine, part of the output is reintroduced at the input and processed again. Performance close to the Shannon limit Drawbacks: high decoding complexity high latency due to interleaving and iterative decoding p. 2

Interleaving (1) Most well known codes have been designed for AWGN (Additive White Gaussian Noise) channels, i.e. the errors caused by the channel are randomly distributed and statistically independent. Thus when the channel is AWGN-channel these codes increase the reliability in the transmission of information. If the channel exhibits burst-error characteristics (due to the time-correlated multipath fading), these error clusters are not usually corrected by these codes. A burst of errors: a sequence of bit errors the 1st and last of which are 1s. p. 3

Solution: an interleaver Interleaving (2) Its objective is to interleave the coded data in such a way that the bursty channel is transformed into a channel having independent errors and thus a code designed for independent channel errors (short burst) can be used. Disadvantages: High latency (the entire interleaved block must be received before the critical data can be returned) In turbo codes, the interleaver is used to permute the input bits such that the two encoders are operating on the same set of input bits, but different input sequences. p. 4

Block Interleaving p. 5

Example of Block Interleaving p. 6

Random Interleaving A block of N input bits is written into the interleaver in the order in which the bits are received, but they are read out in a random manner. (Each bit is read once and only once.) Example: N=16 [a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15 a16 ] Permutation [a16 a11 a2 a13 a3 a1 a14 a10 a6 a4 a9 a12 a8 a5 a15 a7] p. 7

Concatenated Codes (1) A concatenated code consists of two separated codes which are combined to form a larger code. Example 1:The convolutional code is well-suited for channels with random errors, and the Reed-Solomon code is well suited to correct the bursty output errors common with a Viterbi decoder. An interleaver is used to spread the Viterbi output error bursts across multiple RS codewords. Data RS Encoder Interleaver Conv. Encoder Channel Viterbi Decoder Outer Code Inner Code De- Interleaver RS Decoder Data p. 8

Concatenated Codes (2) Example 2&3: Parallel and serial concatenated convolutional codes Data CC Encoder1 Interleaver CC Encoder2 Channel Viterbi/APP Decoder Serial Concatenation De- Interleaver Viterbi/APP Decoder Data Data CC Encoder1 Interleaver CC Encoder2 Channel Viterbi/APP Decoder De- Interleaver Viterbi/APP Decoder Combiner Data p. 9

Principles of Turbo Codes Formally, turbo codes should be described as parallelconcatenated systematic convolutional codes Components Two or more systematic convolutional codes (usually identical, rate 1/2) Pseudo-random interleaver Soft-output iterative decoder, etc. Parallel concatenation The encoders operate on the same set of input bits, rather than one encoding the output of the other One reason for excellence performance The interleaver is used to permute the input bits Length of the code is determined by the interleaver p. 10

Turbo Codes : Encoder p. 11

Turbo Codes : Decoder p. 12

Iterative Decoding (1) The decoders should be soft input soft output (SISO) i.e. output information about the reliability of their harddecisions A Posteriori Probability (APP): p(x'=x R), where R is the received sequence Soft information (the logarithm of likelihood ratio (LLR)): Λ = log p( X = 1 R) p( X = 0 R) Outperform the hard-decision decoding p. 13

Iterative Decoding (2) Iterative decoding not only feed output of one decoder to input of the other Decoder One but also feed back output of the second decoder to input of the first decoder, and iterate the decoding Cycle will continue until certain conditions are met Interleaver Decoder Two Deinterleaver The other reason for excellent performance p. 14

Performance of Turbo Codes (1) R c =1/2 L=65536 (interleaver size) G1=37 (Encoder 1 polynomial) G2=21 (Encoder 2 polynomial) M.C. Valenti, ``Turbo codes and iterative processing,'', in Proc. IEEE New Zealand Wireless Commun. Symp. '98, Auckland New Zealand, Nov. 1998. p. 15

Performance of Turbo Codes (2) R c =1/2 G1=37 (Encoder 1 polynomial) G2=21 (Encoder 2 polynomial) (after 18 iterations) M.C. Valenti, ``Turbo codes and iterative processing,'', in Proc. IEEE New Zealand Wireless Commun. Symp. '98, Auckland New Zealand, Nov. 1998. p. 16