Unit 12 Design Solutions Solutions to Unit 12 Design and Simulation Problems

Similar documents
Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

LATCHES & FLIP-FLOP. Chapter 7

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Other Flip-Flops. Lecture 27 1

Unit 11. Latches and Flip-Flops

Exercise 2: D-Type Flip-Flop

Asynchronous (Ripple) Counters

Logic Design. Flip Flops, Registers and Counters

Logic. Andrew Mark Allen March 4, 2012

Experiment 8 Introduction to Latches and Flip-Flops and registers

Sequential Design Basics

Chapter 2. Digital Circuits

INTRODUCTION TO SEQUENTIAL CIRCUITS

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

Flip-Flops and Sequential Circuit Design

Counters

EET2411 DIGITAL ELECTRONICS

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Exercise 2: Connecting the Digital Logic Circuits

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

EE 200 Problem Set 3 Cover Sheet Fall 2015

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

CHAPTER 4: Logic Circuits

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Experiment # 12. Traffic Light Controller

Introduction. Serial In - Serial Out Shift Registers (SISO)

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

ELCT201: DIGITAL LOGIC DESIGN

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

Counter dan Register

Activity Sequential Logic: An Overview

EE292: Fundamentals of ECE

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Logic Design II (17.342) Spring Lecture Outline

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

CPS311 Lecture: Sequential Circuits

Digital Fundamentals: A Systems Approach

0 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 1 1 Stop bits. 11-bit Serial Data format

SEMESTER ONE EXAMINATIONS 2002

Final Exam review: chapter 4 and 5. Supplement 3 and 4

CHAPTER 4: Logic Circuits

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

Digital Circuits ECS 371

ASYNCHRONOUS COUNTER CIRCUITS

CHAPTER 1 LATCHES & FLIP-FLOPS

DIGITAL ELECTRONICS MCQs

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

CHAPTER 11 LATCHES AND FLIP-FLOPS

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

ECE 331 Digital System Design

ECE 301 Digital Electronics

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

Slide Set 7. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)

MC9211 Computer Organization

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Engr354: Digital Logic Circuits

Synchronous Sequential Logic

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

RS flip-flop using NOR gate

Universal Asynchronous Receiver- Transmitter (UART)

We are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors

Timing Pulses. Important element of laboratory electronics. Pulses can control logical sequences with precise timing.

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Serial In/Serial Left/Serial Out Operation

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

EET 1131 Lab #10 Latches and Flip-Flops

REPEAT EXAMINATIONS 2002

Synchronous Sequential Logic

Light Emitting Diodes and Digital Circuits I

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Chapter 9. Design of Counters

Light Emitting Diodes and Digital Circuits I

Lecture 8: Sequential Logic

Factory configured macros for the user logic

CARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB

Chapter 5: Synchronous Sequential Logic

Computer Organization & Architecture Lecture #5

Registers and Counters

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

CHAPTER1: Digital Logic Circuits

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

RS flip-flop using NOR gate

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

ELE2120 Digital Circuits and Systems. Tutorial Note 7

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

TMEL53, DIGITALTEKNIK. INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS

Synchronous Sequential Logic

LAB 7. Latches & Flip Flops

Transcription:

Unit 2 Design Solutions Solutions to Unit 2 Design and Simulation Problems Problem 2. is a simulation exercise where students are required to design and simulate a counter. The problem has 4 parts of equal difficulty, so that different students can be assigned different parts. We ask students to do the following preparation and lab work:. Read Unit 2 in the course textbook, completing Study Guide parts through 5. 2. Read Section 2.2, Simulating Flip-Flops with SimUaid in the SimUaid User s Guide on the CD. 3. Answer the following questions: (a) How can a D flip-flop be set to logic without using the clock input? (b) How can it be set to logic without using the clock input? (c) Explain the term Asynchronous Input. 4. Design a counter that counts in the sequence assigned to you. Use D flip-flops, NAND gates, and inverters. Draw your circuit explicitly showing all connections to gate and flip-flop inputs. Explicitly means that you should draw in all wires, don t just label the inputs and outputs. Show switches connected to the Preset and Clear inputs of the flip-flops. Use one switch for all clears and a separate switch for each preset. 5. Explain in detail how you can set the flip-flops to the two missing states not in the prescribed counting sequence without using the clock input. Your explanation should describe each change you make to a switch position. After you have cleared or set a flip-flop, in what position ( or ) should you leave the switches? 6. After a proctor has approved your preparation, go to one of the computer labs and work through the exercise for simulating a D flip-flop using SimUaid, found in Section 2.2 Simulating Flip Flops with SimUaid of the SimUaid User s Guide on the CD. 7. Enter your circuit from part 4 into SimUaid. In the space below, draw the complete determined experimentally using your SimUaid circuit. Include the 6 states in the counting sequence and the 2 states not in the sequence. The complete solution for problem 2.(a) follows. The solutions for parts (b) through (n) are similar, so only the state table, D flip-flop input equations (derived using Karnaugh maps), and the s determined in part 6 are given. The D flip-flop input equations can also be derived using LogicAid by entering a state table with zero input variables. 2.(a) C B A X C B A X C B A X X X X X X X X X X D C = C'B A + C B' D B = B'A + C D A = B' + C'A 273 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.

Unit 2 Design Solutions 2.(a) (contd) PREC S D Q C C' CLK R Q' PREB S D Q B B' R Q' PREA S D Q A A' CLR Q' R 2.(b) X X X X X X *D C = C'B + B'A D C = C'B + C B' *D B = C'A' + C A *D A = B' + C'A 274 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.

2.(c) X X X X X X *D C = A' + B *D B = C'A' + B A' *D A = C B' + B A' D A = C B' + C A' Unit 2 Design Solutions 2.(d) X X X X X X *D C = C' + B'A + B A' *D B = B'A *D A = C B' + B A' D A = C B' + C A' 2.(e) X X X X X X D C = C'B + B A D B = C' + B' D A = C'B A' + C A 2.(f) X X X X X X D C = C' + B D B = C'A + B A D A = C'A + C A' 275 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.

Unit 2 Design Solutions 2.(g) X X X X X X D C = C'A + C'B + B A D B = C' D A = C'B + C A 2.(h) X X X X X X *D C = C'B' *D B = B'A + C'B A' *D A = C'B + C'A' D A = C'B + B'A' D A = C'A' + B A state graph 2.(i) X X X X X X *D C = C'B' + C B A' *D B = C A' + C'A D B = C A' + B'A *D A = B A' 2.(j) X X X X X X D C = B'A + C'B A' D B = B'A + B A' + C D A = B' + C A' 276 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.

2.(k) X X X X X X *D C = C'B' + B'A *D B = C B' *D A = B'A + B A' D A = B'A + C'B Unit 2 Design Solutions 2.(l) X X X X X X D C = A D B = C'A' + B A D A = C'A' + C'B + B A' 2.(m) X X X X X X D C = B' + C A D A = C'B A' + C B' D B = B A' + C 2.(n) X X X X X X D C = C'B + A D A = C'B' + C'A D B = C'B' + A + C B 277 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.

Unit 2 Design Solutions 278 2 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part.