Chapter 8 Functions of Combinational Logic

Similar documents
Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

FUNCTIONS OF COMBINATIONAL LOGIC

Combinational Logic Design

Chapter 9 MSI Logic Circuits

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Analogue Versus Digital [5 M]

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Contents Circuits... 1

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Integrated Circuits 7

DIGITAL FUNDAMENTALS

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

EE Chip list. Page 1

TYPICAL QUESTIONS & ANSWERS

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

1. Convert the decimal number to binary, octal, and hexadecimal.

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

Midterm Exam 15 points total. March 28, 2011

VU Mobile Powered by S NO Group

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Laboratory Objectives and outcomes for Digital Design Lab

Lab #6: Combinational Circuits Design

DIGITAL ELECTRONICS & it0203 Semester 3

Logic Design Viva Question Bank Compiled By Channveer Patil

Department of Computer Science and Engineering Question Bank- Even Semester:

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

PURBANCHAL UNIVERSITY

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

gate symbols will appear in schematic Dierent of a circuit. Standard gate symbols have been diagram Figures 5-3 and 5-4 show standard shapes introduce

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

DIGITAL ELECTRONICS MCQs

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

Chapter 3. Boolean Algebra and Digital Logic

MODULE 3. Combinational & Sequential logic

High Performance Carry Chains for FPGAs

Final Exam review: chapter 4 and 5. Supplement 3 and 4

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

Digital Electronic Circuits Design & Laboratory Guideline

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

CSE221- Logic Design, Spring 2003

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Minnesota State College Southeast


Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq

CHAPTER 4 RESULTS & DISCUSSION

Encoders and Decoders: Details and Design Issues

WINTER 15 EXAMINATION Model Answer

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Digital Circuits ECS 371

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Operating Manual Ver.1.1

Come and join us at WebLyceum

North Shore Community College

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

ISSN:

Logic Design II (17.342) Spring Lecture Outline

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล

ECE 263 Digital Systems, Fall 2015

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Implementation of Low Power and Area Efficient Carry Select Adder

Helping Material of CS302

ECE 372 Microcontroller Design

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

LECTURE NOTES. ON Digital Circuit And Systems

EC6302-DIGITAL ELECTRONICS II YEAR /III SEMESTER ECE ACADEMIC YEAR

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application

12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009

ET398 LAB 4. Concurrent Statements, Selection and Process

EXPERIMENT 13 ITERATIVE CIRCUITS

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

EKT 121/4 ELEKTRONIK DIGIT 1

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

St. MARTIN S ENGINEERING COLLEGE

Counters. ENT 263 Digital Electronics

Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder

ME 515 Mechatronics. Introduction to Digital Electronics

Transcription:

ETEC 23 Programmable Logic Devices Chapter 8 Functions of Combinational Logic Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher

Basic Adders Adders are included in all microprocessors and re needed in many other types of digital systems The Half-Adder Accepts two binary digits on its inputs and produces two binary digits on its outputs, a sum bit and a carry bit. A B Cout

Basic Adders Full-Adder Accepts two input bits and an input carry and generates a sum output and an output carry. A B Cin Cout

Basic Adders Full-Adders (continued) We can also implement Full-Adders using Half-Adder blocks

Parallel Binary Adders Two or more full-adders are connected to form parallel binary adders Note how the Carry Out bit from the Least Significant Bit is propagated to the next Most Significant Bit.

Parallel Binary Adders Four-Bit Parallel Adder Four bits are called a nibble. C = carry in to least significant bit C4 = output carry of the most significant bit - 4 = the sum outputs Truth Table for Each Stage

Parallel Binary Adders 74LS283 4-Bit Parallel Adder Commercially available IC implements a 4-Bit parallel adder.

Parallel Binary Adders Adder Expansion Cascading 4-bit adders provides for 8-bit or 6-bit or more complex adders. To make it work, connect the Cout from the less significant bit to the more significant bit and connect C to ground.

Ripple Carry Versus Look-Ahead Carry Adders The Ripple Carry Adder Full-adders are cascaded => propagation times also cascade Simple, but can be problematic from a propagation delay perspective Note that even though each adder has 8 ns delay, the full delay is 32 ns.

Ripple Carry Versus Look-Ahead Carry Adders The Look-Ahead Carry Adder Attempts to fix the propagation delay time problem of ripple carry adders by incorporating some carry look-ahead logic Carrys happen when: A OR B is with a Carry In A AND B is with no Carry In A AND B is with a Carry In

Comparators Comparators are used to compare two binary quantities to determine the relationship of those quantities. Equality EXOR gates form a simple -bit comparator Multi-bit comparators can be built using the outputs of EXNOR gates ANDED together

Comparators Inequality This IC compares two nibbles (4-bit numbers) and determines if they are equal, if A>B, or if A < B. Inequality is can be determined by ORing the A>B and the A<B outputs together. The 74HC85 4-Bit Magnitude Comparator

Decoders The Basic Binary Decoder Decoders are used for a variety of applications such as data line selectors, in A/D converter systems, etc. They can be made to generate a specific output code on a specific combination of input bits. This example shows that a specific combination or 4-data inputs can be decoded to give an output when the inputs are. Other circuits can be made to decode other combinations.

Decoders The 4-Bit Decoder Commercial ICs are made that decode 4-bits to a -of-6 output. Binary Inputs 74HC54 -of-6 Decoder Outputs A3 A2 A A 2 3 4 5 6 7 8 9 2 3 4 5 2 3 4 5 6 7 8 9 2 3 4 5

Decoders An Application Port Address Decoder Selects output port so that the data bus can be shared Provides expansion of expensive resources

Decoders The BCD-to-Decimal Decoder Converts binary numbers to decimal numbers 4-line-to--line decoder or -of- decoder Note that only one output line goes low on one of the combinations of the 4 input bits. Numbers through 5 are not allowed. (binary through )

Decoders The BCD-to-7-Segment Decoder There are a significant number of instruments and devices that rely on 7segment displays. For these a specific decoder has been devised. 74LS47 BCD-To-7-Segment Decoder/Driver Note that this IC also has driver electronics so that it can directly illuminate the segments.

Encoders The Decimal-to-BCD Encoder Essentially the reverse of a decoder they take a -of-many inputs and turn them into a binary number output. They are especially useful in applications such as keyboards, keypads, and other input devices. 74HC47 Decimal-To-BCD Encoder 74LS48 8-Line-To-3-Line Encoder

Encoders An Application Simplified Keyboard Encoder This scheme can be used in security system number pads, keyboards, or input devices to control systems. The use of dedicated hardware speeds up the system and unloads the microprocessor. But it does add cost and complexity to the system.

Code Converters Dedicated ICs to convert one type of code to another (e.g. BCD to Binary) BCD-to-Binary Conversion Binary-to-Gray and Gray-to-Binary Conversion Gray codes are used in communications, Karnaugh maps, angle measuring devices, etc. 4-Bit Gray-To-Binary Conversion Logic

Multiplexers (Data Selectors) Multiplexers are used to share some resource (data line, bus, etc.) There are several data lines input to the device but only one of them routed to the output at a time. Sometimes these devices are called Data Selectors Typical MUX IC Equivalent Logic Diagram for MUX

Multiplexers (Data Selectors) Two commercial Multiplexers: 74HC57 Quad 2-Input-Data Selector/Multiplexer 74LS5 8-Input Data Selector/ Multiplexer

Multiplexers (Data Selectors) Application 7-Segment Display Multiplexer Note that only one Decoder/driver is needed to create a 2-digit display. The multiplexer enables each of the 7-segment displays in alternately while the decoder applies the appropriate signal. The displays appear to be on constantly since the speed is faster than the persistence of vision.

Demultiplexers Essentially the opposite function of Multiplexers Takes one input and distributes it to -of-n data output lines. Typical Demultiplexing Logic 74HC54 Demultiplexer

Parity Generators/Checkers Parity generators are used to insure that data transmission are intact Parity can be either even or odd or none It is an extra bit added on to the data that is either set or unset to generate the parity Even parity => the total number of s in the code is an even number Odd parity => the total number of s in the code is an odd number Basic Parity Logic The sum (disregarding carries) of an even number of s is always, and the sum of an odd number of s is always. x = (Low) when the number of s on the inputs are even x = (High) when the number of s on the inputs is odd.

Parity Generators/Checkers 74LS28 9-Bit Parity Generator/Checker

Using 74XX Functions is Programmable Logic Quartus II 74XX Devices Xilinx ISE 74XX Devises Standard 74XX Quartus Devices Standard 74XX Xilinx Devices