EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES

Similar documents
Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Implementation of a turbo codes test bed in the Simulink environment

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Performance Study of Turbo Code with Interleaver Design

On the design of turbo codes with convolutional interleavers

Decoder Assisted Channel Estimation and Frame Synchronization

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Analysis of Various Puncturing Patterns and Code Rates: Turbo Code

Review paper on study of various Interleavers and their significance

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT

Interleaver Design for Turbo Codes

Turbo Decoding for Partial Response Channels

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ

A Novel Turbo Codec Encoding and Decoding Mechanism

On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise

A Robust Turbo Codec Design for Satellite Communications

IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization

THIRD generation telephones require a lot of processing

BER Performance Comparison of HOVA and SOVA in AWGN Channel

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

NUMEROUS elaborate attempts have been made in the

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Frame Synchronization in Digital Communication Systems

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

The Performance of H263-Based Video Telephony Over Turbo-Equalized GSM/GPRS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

Adaptive decoding of convolutional codes

SDR Implementation of Convolutional Encoder and Viterbi Decoder

Toward Convergence of FEC Interleaving Schemes for 400GE

TERRESTRIAL broadcasting of digital television (DTV)

No title. Matthieu Arzel, Fabrice Seguin, Cyril Lahuec, Michel Jezequel. HAL Id: hal

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

The implementation challenges of polar codes

of 64 rows by 32 columns), each bit of range i of the synchronization word is combined with the last bit of row i.

Implementation of CRC and Viterbi algorithm on FPGA

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Schemes for Wireless JPEG2000

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Color Image Compression Using Colorization Based On Coding Technique

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

/10/$ IEEE ICME /10/$ IEEE 504

FPGA Implementation OF Reed Solomon Encoder and Decoder

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

Wyner-Ziv Coding of Motion Video

Hardware Implementation of Viterbi Decoder for Wireless Applications

Understanding ATSC Mobile DTV Physical Layer Whitepaper

MULTI-STATE VIDEO CODING WITH SIDE INFORMATION. Sila Ekmekci Flierl, Thomas Sikora

UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD. In Re: U.S. Patent 7,116,710 : Attorney Docket No

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

Lecture 16: Feedback channel and source-channel separation

Transmission System for ISDB-S

A 13.3-Mb/s 0.35-m CMOS Analog Turbo Decoder IC With a Configurable Interleaver

Low Power Viterbi Decoder Designs

PCD04C CCSDS Turbo and Viterbi Decoder. Small World Communications. PCD04C Features. Introduction. 5 January 2018 (Version 1.57) Product Specification

EFFECT OF CODE RATE VARIATION ON PERFORMANCE OFOPTICAL CONVOLUTIONALLY CODED IDMA USING RANDOM AND TREE INTERLEAVERS

Open Research Online The Open University s repository of research publications and other research outputs

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Implementation and performance analysis of convolution error correcting codes with code rate=1/2.

Research Article. ISSN (Print) *Corresponding author Shireen Fathima

An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions

DESIGN AND IMPLEMENTATION OF SYNCHRONIZATION ALGORITHMS FOR DTMB

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink

DICOM medical image watermarking of ECG signals using EZW algorithm. A. Kannammal* and S. Subha Rani

A NOTE ON FRAME SYNCHRONIZATION SEQUENCES

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

RECENTLY, two research groups led by Hagenauer and

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Low-Floor Decoders for LDPC Codes

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

Error Resilience for Compressed Sensing with Multiple-Channel Transmission

Enabling Error-Resilient Internet Broadcasting using Motion Compensated Spatial Partitioning and Packet FEC for the Dirac Video Codec

A Survey of Reed-Muller Codes from Polar Coding Perspective. Erda) Ankan Bilkent University, Ankara, Turkey

Robust Transmission of H.264/AVC Video using 64-QAM and unequal error protection

Rate Distortion Performance for Joint Source Channel Coding of JPEG Image Over AWGN Channel

FEC Selection for 25G/50G/100G EPON

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

(12) United States Patent (10) Patent No.: US 6,810,502 B2

SRAM Based Random Number Generator For Non-Repeating Pattern Generation

SPACOMM 2013 : The Fifth International Conference on Advances in Satellite and Space Communications. Standard

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission

THE USE OF forward error correction (FEC) in optical networks

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Transcription:

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 25 EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES YahyaJasimHarbi M.Sc. Electronics and communications College of Engineering Electrical Engineering Department University of Kufa -Iraq yahyajasim@gmail.com Abstract-- In this paper, we study the performance of turbo codes with different types of interleaver. Various issues related to the code performance are investigated. These include the effect of the interleaver length, the interaction between the interleaver and the number of decoding iterations, and the effect of interchanging the interleaver between input and output. Simulation results show that some types of the interleavers can be very competitive to random interleaver for different frame lengths. Keywords-- Interleavers, PCCCs, Frame size, Iterative decoding, Bit error rate 1. INTRODUCTION: In a digital transmission system, error control is achieved by the use of a channel encoder at the transmitter and a corresponding decoder at the receiver. The aim is to ensure that the received information is as close as possible to the transmitted information. A well-known result from Information Theory is that a randomly chosen code of sufficiently large block length is capable of approaching channel capacity. However, the optimal decoding complexity increases exponentially with large block lengthup to a point where decoding becomes physically unrealizable. Turbo code (TC) is the name given to parallel concatenation with interleaving [1,2,4,6]. Simplified schematics of the turboencoder and decoder are shown in Fig.1. There are two convolutional encoders in parallel, which are usually taken tobe identical. Information bits are interleaved before being fed to the second encoder. The codeword in a turbo codeconsists of a frame of input bits (x 0 ) followed by the parity check bits from the first encoder (x 1 ) then the parity bits fromthe second encoder (x 2 ). Each of the M constituent encoders presents a parity sequence (xi) at its output.padding is used to append the proper sequence of bits in order to force all the encoders at theend of the frame to the all-zero state. The decoder works in an iterative way. The first decoder will decode the sequence and pass the hard decision togetherwith a reliability estimate of this decision to the next decoder after proper interleaving. The second decoder will utilizethe reliability estimates produced by the first encoder, and thus will have extra information for decoding. After a certainnumber of iterations are executed, a hard decision is made and the estimated sequence is delivered to the user. Severaldecoding algorithms have been proposed. If the Turbo code consists of more components, it is just a matter ofinserting the relevant de-interleaver decoder interleaver blocks. Note that thefinal decoder in the chain also has a hard-decision block associated with it to outputthe decoded bits. Successive iterations will use the extrinsic information from this iterationas a priori

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 26 information. Extrinsic information is that information generated by thedecoders of this iteration, and is computed by removing the a priori information anddirect channel information from the iteration s a posteriori information. It is essentialthat only extrinsic information is passed between decoders and between iterations forcorrect operation of the Turbodecoder. Information source Fig.1.Basic turbo encoder structure Received Sequence DEMUX Pading Interleaver Decoder 1 Enc. 1 Enc. 2 Fig.2. Basic turbo decoder structure The interleaver plays a very importantpart in the construction of good Turbo codes. There are valid indications asto what makes a good x 0 x 1 x 2 De-interleaver Interleaver Decoder 2 Puncturing & P/S MUX De-interleaver To the channel x 2 x 1 x 0 Estimated Sequence interleaver; unfortunately, however, there is no comprehensiveexplanation or computable quantification of the effects of interleaver choice on the resultantturbo code [2,3,7]. Increasing the number of iterations (to some extent) reduces the significantly. This conclusion was based on the uniform and random interleavers. We examine this conclusion formatrix interleavers.first, we emphasize that there is a mutual benefit between the interleaver and the iterative decoder. A goodinterleaver is not advantageous without sufficient number of iterations, and, on the other hand, increasing the iterationsdoes not do much without good interleaving. 2. Results and Discussion The increase in size of the input frame size has an impact on theinterleaver size. When size of the interleaver increases it adds to thecomplexity of the design. It increases latency and the powerconsumption. For many applications such as speech transmissionrequires coding with shortframe length is desirable since it givesexcellent results with turbo coding having short- frame length.from the plot it is clear that random, helical and Berrou-Glavieux interleavers with long frame length (FS=1024) gives better performance at low number of iterations and Berrou-Glavieux interleaver gives better performance at high number of iterations (5 iterations) whereas for helical interleaver with short frame length system (FS=100) gives best results for Turbo codes at different Impact of various Frame/Interleaver size FS= 100,1024 on the performance of Turbo codes for (1-5) iterations and number of terminated frame errors =5 for AWGN Channel, for log-map-decoder for AWGN Channel are shown by the following figures3,4,5,6,7,8,9,10,11,12,13,14. Show how the performance oftheturbo code depends on the frame length (FS) and the interleaver type that used in the encoder. Itis observed from the simulation results that as interleaverframe/size increases SNR also increases but decreases andattained more error

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 27 floor, thus Turbo code exhibit a betterperformance when frame length increasescomparing with other work [11]. Fig.3. Impact of Frame/Interleaver size FS=100 on AWGN Channel for log-map-decoder using random iterations. iterations. Fig.5. Impact of Frame/Interleaver size FS=100 on AWGN Channel for log-map-decoder using rectangular interleaver type, Where performance has not improved significantly with increasing the Fig.4. Impact of Frame/Interleaver size FS=1024 on AWGN Channel for log-map-decoder using random Fig.6. Impact of Frame/Interleaver size FS=1024 on AWGN Channel for log-map-decoder using rectangular interleaver type, Where performance has improved significantly with increasing the

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 28 Fig.7. Impact of Frame/Interleaver size FS=100 on AWGN Channel for log-map-decoder using Barrelshifting interleaver type, Where performance has not improved significantly with increasing the 10-6 Fig.9. Impact of Frame/Interleaver size FS=100 on AWGN Channel for log-map-decoder using helical iterations (low number of iteration). Fig.8. Impact of Frame/Interleaver size FS=1024 on AWGN Channel for log-map-decoder using Barrelshifting interleaver type, Where performance has not improved significantly with increasing the Fig.10. Impact of Frame/Interleaver size FS=1024 on the performance of Turbo codes for (1-5) iterations and number of terminated frame errors=5 for AWGN Channel for log-map-decoder using helical interleaver type, Where performance has improved significantly with increasing the number of iterations (low number of iteration).

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 29 Fig.11. Impact of Frame/Interleaver size FS=64 on AWGN Channel for log-map-decoder using Berrou- Glavieux interleaver type, Where performance has improved significantly with increasing the number of iterations (low number of iteration). Fig.13. Impact of Frame/Interleaver size FS=100 on AWGN Channel for log-map-decoder using square iterations. 10-6 Fig.12. Impact of Frame/Interleaver size FS=1024 on the performance of Turbo codes for (1-5) iterations and number of terminated frame errors=5 for AWGN Channel for log-map-decoder using Berrou-Glavieux interleaver type, Where performance has improved significantly with increasing the 10-6 Fig.14. Impact of Frame/Interleaver size FS=1024 on the performance of Turbo codes for (1-5) iterations and number of terminated frame errors=5 for AWGN Channel for log-map-decoder using square interleaver type, Where performance has improved significantly with increasing the number of iterations.

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 30 3. CONCLUSIONS In this paper some of the building blocks of turbo codes, and thebasics of turbo codes have been described. Some of the recent developmentsof turbo codes have been introduced. Especially differentmethods of interleaving have been discussed. The reason for the focuson interleaving is that interleavers have a large influence on thefree distance. When the free distance of a turbo code increases, theerror floor performance improves. Interleavers can be divided into "random" and deterministic interleavers.mainly, deterministic interleavers have been discussed. A deterministicinterleaver is a permutation of an arranged manner. Thiscan make the analyses of the interleaver simpler. The result of a small turbo product code has been given. The interleaverwas replaced by a more general permutation and the resultsinvestigated. These codes were simulated in an AWGNenvironmentunder different signal to noise ratios. The graphs of theseexperiments showed that the original interleaver had the best performance and used the least iteration to estimate the correctcodewords. These experiments were only performed on small and long codes,and therefore the permutation possibilities are limited. From the plot it is clear that random, helical and Berrou-Glavieux interleavers with long frame length (FS=1024) gives better performance at low number of iterations and Berrou-Glavieux interleaver gives better performance at high number of iterations (5 iterations) whereas for helical interleaver with short frame length system (FS=100) gives best results for Turbo codes at different As a further work, by using additional interleaver, that may be improvement the performance of turbo code system and may be reducing the number of iteration and then that makes the computation much easier and the operation of the hardware system much faster. 4. REFERENCES: [1] C. Berrou, A. Glavieux, and P. Thitimasjshima, "Near Shannon limit error-correcting coding and decoding: Turbo-codes," in IEEE Transactions oncommunications, 44 (1996), pp. 1261 1271. [2] Maan A. Kousa, " Performance of Turbo Codes with matrix interleaver," The Arabian Journal for Science and Engineering, Volume 28, Number 2B, October 2003, pp. 211 220. [3] RavindraM.Deshmukh, and Dr. S.A..Ladhake, "Optimum Interleaver Design For Turbo Codes," International Journal of Computer Science and Applications Vol. 2, No. 1, April / May 2009, pp. 51 55. [4] YahyaJasimHarbi, "Performance Evaluation Of Turbo Code Encoding and Decoding," Al- Qadisiya Journal for Engineering Sciences, 2011 Volume 4-No.2,pp.112-121. [5] HalvorUtby, "A Survey on Turbo Codes and Recent Development," Master thesis, University of Bergen, Department of Informatics, December 4, 2006. [6] H. H. ABBAS, Simulation of Turbo-Encoder- Decoder Performance. Ph.D. thesis, Baghdad University, Oct. 2001. [7] M. C. Valenti, Iterative Detection and Decoding for Wireless Communications, Ph.D. thesis, Virginia Polytechnic Institute and State University, July 8, 1999. [8] S. Benedetto and G. Montorsi, "Generalized concatenated codes with interleavers," in Proc., Int. Symp.on Turbo Codes and Related Topics, (Brest, France), pp. 32-9, Sept. 1997. [9] J. Cheng, Iterative Decoding, Ph. D, Thesis, California Institute of Technology, Pasadena California, 1997.

International Journal of Electrical & Computer Sciences IJECS-IJENS Vol: 12 No: 03 31 [10] S. A. Barbulescu, Iterative Decoding of Turbo Codes and Other Concatenated Codes, Univ. of South Australia, Feb. 1996. [11] Prof M. SrinivasaRao, Dr P. Rajesh Kumar, K. Anitha, and AddankiSrinu"Modified Maximum A Posteriori Algorithm For Iterative Decoding of Turbo codes" International Journal of Engineering Science and Technology (IJEST), Vol. 3 No. 8 August 2011.