Digital Integrated Circuits EECS 312. People. Exams. Purpose of Course and Course Objectives I. Grading philosophy. Grading and written feedback

Similar documents
Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Combinational vs. sequential logic. Sequential logic. Introduction to sequential elements

No feedback between inputs and outputs combinational What is charge sharing?

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

EECS150 - Digital Design Lecture 2 - CMOS

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego

COE328 Course Outline. Fall 2007

EE 330 Spring 2018 Integrated Electronics

Lecture 1: Intro to CMOS Circuits

VLSI Design Digital Systems and VLSI

Sharif University of Technology. SoC: Introduction

EE 330 Fall 2014 Integrated Electronics

EE 330 Fall 2013 Integrated Electronics

EE241 - Spring 2001 Advanced Digital Integrated Circuits. References

Digital Circuits. Innovation Fellows Program

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

Why FPGAs? FPGA Overview. Why FPGAs?

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Lecture 1: Circuits & Layout

Digital Circuits Part 1 Logic Gates

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

24. Scaling, Economics, SOI Technology

Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction

VLSI Digital Signal Processing

EE-382M VLSI II FLIP-FLOPS

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

Sequential Logic. Introduction to Computer Yung-Yu Chuang

Digital Integrated Circuits A Design Perspective Solution

An Efficient IC Layout Design of Decoders and Its Applications

L14: Quiz Information and Final Project Kickoff. L14: Spring 2004 Introductory Digital Systems Laboratory

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

A Low-Power CMOS Flip-Flop for High Performance Processors

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

ECE321 Electronics I

SEMICONDUCTOR TECHNOLOGY -CMOS-

Comparative Analysis of low area and low power D Flip-Flop for Different Logic Values

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

EECS 427 Discussion 1

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay

SEMICONDUCTOR TECHNOLOGY -CMOS-

Combinational vs Sequential

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

LFSR Counter Implementation in CMOS VLSI

Novel Low Power and Low Transistor Count Flip-Flop Design with. High Performance

EECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

IE1204 Digital Design L1 : Course Overview. Introduction to Digital Technology. Binary Numbers

IC TECHNOLOGY Lecture 2.

Testing Digital Systems II

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

9 Programmable Logic Devices

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Lecture 26: Multipliers. Final presentations May 8, 1-5pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

Low Power Design: From Soup to Nuts. Tutorial Outline

Reconfigurable Neural Net Chip with 32K Connections

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz

VLSI System Testing. BIST Motivation

ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Design and Analysis of CNTFET Based D Flip-Flop

CprE 281: Digital Logic

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Outline. EECS150 - Digital Design Lecture 27 - Asynchronous Sequential Circuits. Cross-coupled NOR gates. Asynchronous State Transition Diagram

EECS 270 Final Exam Spring 2012

L12: Reconfigurable Logic Architectures

Design of Fault Coverage Test Pattern Generator Using LFSR

Slide Set 7. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

EECS150 - Digital Design Lecture 3 - Timing

ESE534: Computer Organization. Today. Image Processing. Retiming Demand. Preclass 2. Preclass 2. Retiming Demand. Day 21: April 14, 2014 Retiming

Testing Digital Systems II

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

L14: Final Project Kickoff. L14: Spring 2006 Introductory Digital Systems Laboratory

12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009

Reduction of Area and Power of Shift Register Using Pulsed Latches

Impact of Intermittent Faults on Nanocomputing Devices

New Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications

Comparative study on low-power high-performance standard-cell flip-flops

North Shore Community College

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION

Chapter 7 Memory and Programmable Logic

Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet

EECS150 - Digital Design Lecture 3 - Timing

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

ELEN Electronique numérique

CprE 281: Digital Logic

L11/12: Reconfigurable Logic Architectures

006 Dual Divider. Two clock/frequency dividers with reset

Design of a Low Power and Area Efficient Flip Flop With Embedded Logic Module

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

CMOS Latches and Flip-Flops

LAB #4 SEQUENTIAL LOGIC CIRCUIT

GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION

A Symmetric Differential Clock Generator for Bit-Serial Hardware

Transcription:

14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980 1990 2000 2010 NTT Fujitsu M-780 Year of announcement IBM RY5 CMOS Jayhawk(dual) IBM RY7 Prescott T-Rex Mckinley Squadrons IBM GP IBM Z9 Pentium 4 10 9 8 7 6 5 4 3 2 1 Radio Receive for Mesh Maintenance 2-6 ma Typical Current Draw 1 sec Heartbeat 30 beats per sample Sampling and Radio Transmission 9-15 ma Low Power Sleep 0.030-0.050 ma Heartbeat 1-2 ma 0 200 220 240 260 280 300 Time (seconds) Digital Integrated Circuits EECS 312 http://robertdick.org/eecs312/ Teacher: Robert Dick Office: 2417-E EECS Email: dickrp@umich.edu Phone: 734 763 3329 Cellphone: 847 530 1824 GSI: Shengshou Lu Office: 2725 BBB Email: luss@umich.edu People Instructor Lecture Office hours: Robert Dick http://robertdick.org/ dickrp@umich.edu 1010 DOW Tuesdays and Thursdays, 14:30 16:00 2417-E EECS Tuesdays and Thursdays, 16:00 17:00 plan to extend when demand is high Power density (Watts/cm 2 ) HW engineers SW engineers Current (ma) Teaching assistant Shengshuo Lu Email: luss@umich.edu Discussion 1303 EECS Fridays, 12:30 13:30 Office Hours 2725 BBB Mondays, 10:30 12:30 Thursdays, 17:30 19:30 3 Robert Dick Digital Integrated Circuits Exams Purpose of Course and Course Objectives I Midterm exam: 10 October Final exam: 1:30 3:30 20 December Analyze and design combinational and sequential digital circuits in various logic families. Learn trade offs among styles, e.g., noise immunity vs. speed and density vs. static power. Teach students to analyze the effect of interconnect parasitics on circuit performance. Learn common memory structures (ROM, SRAM, and DRAM) will be described. Learn to use SPICE and Cadence schematic capture tools. Introduce students to important future trends in large-scale digital circuit design, including manufacturability issues and barriers to device scaling. 4 Robert Dick Digital Integrated Circuits 5 Robert Dick Digital Integrated Circuits Grading and written feedback Grading philosophy Solutions will be posted. Help with assignments and projects available during office hours and discussion sessions. I may give you a supplementary reading assignment, but after you have read the required material it is fine to sit in my office doing problems and asking questions when you get stuck. No fixed number of As, Bs, etc. for the class. If the class performs well, there will be more As than average. The converse is also true. When you help classmates, you needn t have much concern about undermining your own course grade. 6 Robert Dick Digital Integrated Circuits 7 Robert Dick Digital Integrated Circuits

The line between collaboration and copying I Textbook Any student may discuss the problem and design ideas with any other students. However, students are individually responsible for preparing, evaluating, and reporting on their designs. Share ideas and discuss assignments. Do not copy the schematics, simulation results, or reports of other students. If you feel that you must do this, report it openly so credit can be appropriately adjusted (removed). Continued participation in the course implies that you understand that discussion is fine but claiming credit for copied work is cheating. J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003. 8 Robert Dick Digital Integrated Circuits 9 Robert Dick Digital Integrated Circuits Other references Four homework assignments Ben G. Streetman. Solid State Electronic Devices. Prentice-Hall, NJ, fifth edition, 2005. Andrei Vladimirescu. The SPICE Book. John Wiley & Sons, second edition, 1994. Adel S. Sedra and Kenneth C. Smith. Spice for Microelectronic Circuits. Harcourt School, third edition, 1991. Ivan Sutherland, Robert F. Sproull, and David Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, first edition, 1999. A week and a half allowed for each. Homework due at the beginning of lecture. 5% penalty if late on same day. 10% penalty per day for late assignments. No credit after assignment covered in class or discussion session. Penalty is gradual avoid all-nighters. The goal is competence, not exhaustion. Maximum of two late days per assignment to permit timely release of solutions. 10 Robert Dick Digital Integrated Circuits 11 Robert Dick Digital Integrated Circuits Four laboratory projects and a final project Grade Weightings Two weeks allowed for each laboratory project. Laboratory assignments have 10% per day late penalty. Three and a half weeks allowed for the final project. Midterm exam: 15% Final exam: 30% Laboratory assignments: 20% Final project: 20% Homework: 10% Research on special topic: 5% 12 Robert Dick Digital Integrated Circuits 13 Robert Dick Digital Integrated Circuits

On lectures and notes Where EECS 312 fits in one example curriculum I will use lecture slides and post them. However, the slides just provide context and make sure the most important topics are covered. I will diverge based on questions and current events. Therefore, you should see the on-line lecture notes, and take additional notes in class. 14 Robert Dick Digital Integrated Circuits 16 Robert Dick Digital Integrated Circuits Integrated circuits are everywhere Cars, environmental control, computers, communication, etc. List possible digital system components on paper. List examples of non-digital systems or components. 18 Robert Dick Digital Integrated Circuits 20 Robert Dick Digital Integrated Circuits What distinguishes the two? Example digital systems How are digital components built? This course sits between the analog world and the digital view we would like to superimpose on it to simplify design. It bridges physics and computation. You will learn the fundamentals of designing digital integrated circuits from individual transistors. Combinational systems Sequential systems Instruction processors Reconfigurable logic 21 Robert Dick Digital Integrated Circuits 22 Robert Dick Digital Integrated Circuits

Mechanical computational aids 500 BC 1940 AD Advantages: required limited intellectual capital investment Disadvantages: manual Are there alternative ways to build digital systems? Historical perspective will help. 24 Robert Dick Digital Integrated Circuits 25 Robert Dick Digital Integrated Circuits Mechanical computers Programmable, electro-mechanical computers Babbage difference engine 1822 4,000 components Three tons 31 digits Advantages: Automatic Disadvantages: Slow, expensive, inflexible, big Do mechanical computers necessarily have these characteristics? 26 Robert Dick Digital Integrated Circuits Konrad Zuse s Z3 1941 Floating point Relay-based Zuse also designed a high-level programming language, Plankalkül 5 10 Hz Turing complete, i.e., can simulate a universal Turing machine a computer that can run different programs. 27 Robert Dick Digital Integrated Circuits Electronic computer Modern digital computer Electrical numerical integrator and computer 1946 18,000 vacuum tubes 30 tons 100 khz Unreliable Over 1,000,000,000 transistors 1 3 GHz Fan forces air through heatsink Heatsink has high surface area Heatpipes Processor conduct generates heat to heat heatsink 28 Robert Dick Digital Integrated Circuits 29 Robert Dick Digital Integrated Circuits

Modern embedded digital computer What changed? Tens of thousands of transistors A few MHz µw when sleeping As big as a fingernail Smart enough to save kids from SIDS or keep bridges from falling down? Intellectual and physical capital: Without today s computers, building tomorrow s computers would be impossible Architecture: Caches, out-of-order execution, multi-processors Devices! 30 Robert Dick Digital Integrated Circuits 31 Robert Dick Digital Integrated Circuits Electro-mechanical relays Vacuum tubes Compared to vacuum tubes, Invented in 1915 by Irving Langmuir. Compared to transistors, large and large, slow. slow, unreliable, and high power. 32 Robert Dick Digital Integrated Circuits 33 Robert Dick Digital Integrated Circuits Discrete transistors Integrated circuit Invented in 1947 by John Bardeen Compared to integrated transistors, large and reliable. Independently invented in 1959 by Jack Kilby and Robert Noyce Allows a lot of transistors to be packed into a small space and that makes all the difference in the world. 34 Robert Dick Digital Integrated Circuits 35 Robert Dick Digital Integrated Circuits

Intel Nehalem Microprocessor (2009) Main IC use: embedded systems 731,000,000 transistors. 3.6 GHz. 4 cores. 8MB cache. 45nm. Courtesy of Mark Bohr at Intel. 36 Robert Dick Digital Integrated Circuits Courtesy of Renesas. 37 Robert Dick Digital Integrated Circuits Cellphone media application chip Why integrated matters so much for embedded systems Courtesy of Renesas. 38 Robert Dick Digital Integrated Circuits Trends Goal of the course: Understand how to use individual devices to build combinational logic, sequential logic, and complex architectures based on combinational and sequential components under constraints on reliability, performance, design time, testing cost, area, and power consumption. Embedded. Multicore. Power density. Scaling limits. 41 Robert Dick Digital Integrated Circuits 42 Robert Dick Digital Integrated Circuits

I 1 Course overview and administrative details 2 3 Transistor static behavior 4 Transistor dynamic behavior 5 Fabrication 6 SPICE models 7 CMOS inverters 8 Inverter dynamic behavior 9 Inverter power consumption 10 CMOS gates 11 Pass transistor logic II 12 Transmission gates 13 Logical effort 14 Dynamic logic 15 Domino logic 16 np-cmos 17 Interconnect behavior 18 Interconnect design 19 Latches 20 Flip-flops 21 Other sequential elements 22 Scaling and process variation 23 ROM 44 Robert Dick Digital Integrated Circuits 45 Robert Dick Digital Integrated Circuits III Upcoming topics 24 SRAM 25 DRAM 26 Future trends 5 September: Overview and history of integrated circuits. Integrated circuits in the context of digital system design. Transistor static behavior. 46 Robert Dick Digital Integrated Circuits 47 Robert Dick Digital Integrated Circuits Due 5 September. Read the course information handout. Read Sections 1.1 and 1.2 in J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003. List specific integrated circuit related topics you are interested in that you would like to see covered in the course E.g., Why use multicore processors instead of just making unicore processors faster? Email this to me at dickrp@umich.edu. 49 Robert Dick Digital Integrated Circuits