Analysis of Grandmaster Change Time in an 802.1AS Network (Revision 1)

Similar documents
Improvements to Boundary Clock Based Time Synchronization through Cascaded Switches. Sihai Wang Samsung Electronics

sr c0 c3 sr c) Throttled outputs Figure F.1 Bridge design models

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

An Introduction to IP Video and Precision Time Protocol WHITE PAPER

Timing Needs in Cable Networks. Yair Neugeboren Director System Architecture, CTO Group, Network and Cloud, ARRIS WSTS 2017

Two-Level Fronthual Architecture and Requirements. Liuyan Han and Jinri Huang China Mobile

Sequential Circuits: Latches & Flip-Flops

AirMagnet Expertise in n Deployments

The SMPTE ST 2059 Network-Delivered Reference Standard

Two-Level Fronthual Architecture and Requirements. Liuyan Han and Jinri Huang China Mobile

Real-Time Systems Dr. Rajib Mall Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Minutes of the Baseband IR PHY Ad-Hoc Group

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Primary Reference Clocks (PRC/SSU)

Scalable Media Systems using SMPTE John Mailhot November 28, 2018 GV-EXPO

PTP: Backbone of the SMPTE ST2110 Deployment

ECE321 Electronics I

Alcatel-Lucent SyncWatch Integration

Project 6: Latches and flip-flops

COSC3213W04 Exercise Set 2 - Solutions

D Latch (Transparent Latch)

Point-to-Point Links

FPGA TechNote: Asynchronous signals and Metastability

VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

Clocking Spring /18/05

Cable Modem. A necessity for tomorrow

Media Clock Distribution in a 1722 Network

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM

CS8803: Advanced Digital Design for Embedded Hardware

10G EPON 1G EPON Coexistence

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink

Unit 11. Latches and Flip-Flops

Knovative Where Knowledge Drives Innovation

Pro Video Formats for IEEE 1722a

Precision Time Protocol - PTP (IEEE 1588 v2) OSA PTP Products. slide 1

Logic Design II (17.342) Spring Lecture Outline

A Light Weight Method for Maintaining Clock Synchronization for Networked Systems

Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations

Logic Design. Flip Flops, Registers and Counters

Lecture 8: Sequential Logic

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

IT S ABOUT (PRECISION) TIME

OPERATION MANUAL. USF-1013DEMUX Digital Audio Demultiplexer. 2 nd Edition. Software Version Higher

Synchronization Issues During Encoder / Decoder Tests

Introduction to HSR&PRP. HSR&PRP Basics

Using Manchester and NRZ Configurable Protocol Decoders

Bubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction

Link Budget Analysis for Broadband Services in IEEE b

Chapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.

Comparative study on low-power high-performance standard-cell flip-flops

IEEE Broadband Wireless Access Working Group <

Communication and Networking Error Control Basics

Retiming Sequential Circuits for Low Power

System Level Simulation of Scheduling Schemes for C-V2X Mode-3

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

Homework 3 posted this week, due after Spring break Quiz #2 today Midterm project report due on Wednesday No office hour today

Digital Integrated Circuits EECS 312

Adding the community to channel surfing: A new Approach to IPTV channel change

CABLE MODEM. COURSE INSTRUCTOR Prof.Andreas Schrader

CONTROL OF REMOTE HUBS IN ADDRESSABLE CATV SYSTEMS. Andrew E. Hospador. JERROLD SUBSCRIBER SYSTEMS DIVISION GENERAL INSTRUMENT CORrORATION

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

)454 ( ! &!2 %.$ #!-%2! #/.42/, 02/4/#/, &/2 6)$%/#/.&%2%.#%3 53).' ( 42!.3-)33)/. /&./.4%,%0(/.% 3)'.!,3. )454 Recommendation (

Introduction to Sequential Circuits

Human Body Blockage - Guidelines for TGad MAC development

ECE 555 DESIGN PROJECT Introduction and Phase 1

Duobinary Transmission over ATCA Backplanes


Paper review on Mobile Fronthaul Networks

White Paper. Video-over-IP: Network Performance Analysis

INSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE

Glitches/hazards and how to avoid them. What to do when the state machine doesn t fit!

IP LIVE PRODUCTION UNIT NXL-IP55

SRS - Short User Guide

TV Synchronism Generation with PIC Microcontroller

A New Hardware Implementation of Manchester Line Decoder

A NOTE ON FRAME SYNCHRONIZATION SEQUENCES

A Look at Some Scrambling Techniques U sed in Various Data Transport Protocols

Implementation of a High-Speed Distribution Network Reconfiguration Scheme by Greg Hataway, Ted Warren, and Chris Stephens.

ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5

Novel Low Power and Low Transistor Count Flip-Flop Design with. High Performance

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

EECS150 - Digital Design Lecture 3 - Timing

DA-88 QUICK TIPS (VERSION 4 SOFTWARE)

Multicore Design Considerations

Chapter 12. Synchronous Circuits. Contents

Access technologies integration to meet the requirements of 5G networks and beyond

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

FullMAX Air Inetrface Parameters for Upper 700 MHz A Block v1.0

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.

II. ANALYSIS I. INTRODUCTION

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

Nuendo synchronization setup scenarios

IEEE 802.3ca Channel Bonding And Skew Remediation

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Cisco D9894 HD/SD AVC Low Delay Contribution Decoder

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

Transcription:

Analysis of Grandmaster Change Time in an 802.1AS Network (Revision 1) Work in Progress Changes relative to revision 0 made by the AVB TG during their September, 2010 meeting Geoffrey M. Garner SAMSUNG Electronics (Consultant) IEEE 802.1 AVB TG 2010.09.15 gmgarner@alum.mit.edu

Outline Introduction Assumptions Sequence of events when grandmaster changes Analysis of time for grandmaster change Conclusion SAMSUNG Electronics IEEE 802.1 AVB September 2010 2

Introduction This presentation analyzes the time required for a grandmaster (GM) change in an 802.1AS network The specific scenario considered is one where the current grandmaster leaves the network and a new time-aware system becomes grandmaster The grandmaster change time is the time interval from the sending of the last Sync message by the old grandmaster to the receipt of the first Sync message that is traceable to the new grandmaster by a time-aware system that is the maximum number of hops (i.e., 7 hops) from the new grandmaster The analysis uses default parameters and assumptions of 802.1AS networks (see the following slides) These default parameters and assumptions are consistent with IEEE P802.1AS/D7.2 (see reference [1]) SAMSUNG Electronics IEEE 802.1 AVB September 2010 3

802.1AS Network and Assumptions 1 Old grandmaster 802.1AS Network h 1 hops A A1 B New grandmaster B1 h 2 hops C Time-aware system A is old grandmaster Time-aware system B is new grandmaster C isatime-aware aware system for which the grandmaster change time will be determined SAMSUNG Electronics IEEE 802.1 AVB September 2010 4

802.1AS Network and Assumptions 2 The old and new grandmasters are separated by h 1 hops Time-aware system C is h 2 hops from the new grandmaster Eventually, h 1 and h 2 will be taken to be the maximum number of hops over which synchronization is assumed to be transported in an 802.1AS network, i.e., 7 hops Sync interval = 1/8 s (see 11.5.2.3, 12.6.2, and 13.9.2 of [1]) Announce interval = 1 s (see 10.6.2.2 of [1]) Sync receipt timeout = 3/8 s (3 sync intervals, see 10.6.3.1 of [1]) Announce receipt timeout = 2 s (2 sync intervals, see 10.6.3.2 632of[1]) Residence time 10 ms (see B.2.2 of [1]) Minimum time between successive Sync messages sent on a port = 1/16 s (½ sync interval; see the PortSyncSyncSend state machine, Figure 10-8 of [1]) Link speed is 100 Mbps (worst-case) SAMSUNG Electronics IEEE 802.1 AVB September 2010 5

Sequence of Events when GM Changes 1 1) Old GM, A, leaves the network and stops sending Sync and Announce messages 2) The immediate downstream neighbor of A on the path to B, A1, experiences sync receipt timeout A1 experiences sync receipt timeout before it would experience announce receipt timeout because the former is shorter than the latter 3) A1 invokes the best master clock algorithm (BMCA) and then sends an Announce message downstream, in the direction of B. A1 considers itself to be GM, and will continue to consider itself to be GM until it receives es updated Announce nce information. Because of (4), this is not relevant in determining when node B becomes GM. 4) Node B will experience sync receipt timeout before it receives any announce messages that originate either at A1 or any nodes between A1 and B. This is because we assume the sync residence time is shorter than the announce residence time. SAMSUNG Electronics IEEE 802.1 AVB September 2010 6

Sequence of Events when GM Changes 2 5) Actually, based on the new (4) on the previous slide, B invokes BMCA after sync receipt timeout and becomes GM. 6) After becoming GM, B sends the first Sync message on the path to C 7) The immediate downstream neighbor of B on the path to C, B1, receives the Sync of (6), synchronizes to B, and sends Sync downstream on the path to C 8) Eventually, C receives the first Sync that reflects B as the new GM, and synchronizes to B SAMSUNG Electronics IEEE 802.1 AVB September 2010 7

SAMSUNG Electronics IEEE 802.1 AVB September 2010 8

Analysis of Time for GM Change 1 The time for the above processes to complete is equal to the sum of: a) The time for the last Sync sent by A to get to B; this is equal to h1 Sync message delay times b) Sync receipt timeout time c) h 2 = 7 Sync message delay times i. This assumes that the Announce sent by B when it becomes GM is received by C, and C invokes BMCA and becomes a slave, prior to C s receiving the first Sync message sent by B ii. The first sync from B follows the first announce from B by 10 ms (e.g., by the residence time). Sync receipt timeout time = 3 sync intervals = 0.375 s SAMSUNG Electronics IEEE 802.1 AVB September 2010 9

Analysis of Time for GM Change 2 Announce message delay time Assume the time to invoke BMCA on receipt of Announce message is negligible Assume Announce nce message has grown to maximum m size due to path trace TLV (see 10.5.3.2.8 of [1]) Assume a maximum-sized frame is in front of the Announce message, and has just started transmission With the assumption of 100 Mbps link speed, the transmission delay for a maximum-sized frame is approximately 125 μs Assume the propagation delay on the link is negligible compared to 125 μs Then the Announce message delay time is approximately 2(125 μs) = 250 μs SAMSUNG Electronics IEEE 802.1 AVB September 2010 10

Analysis of Time for GM Change 3 Sync message delay time According to PortSyncSyncSend state machine (Figure 10-8 of [1]), a time-synchronization information is sent by the media-independent layer on each slave port as soon as possible after it is received on the master port, subject to the constraint that at least ½ sync interval has elapsed since the previous time synchronization-information was received on the master port The purpose of the constraint is to prevent bursting and bunching of time-synchronization messages Normally, there is no bursting and bunching of time- synchronization messages, and a message is sent as soon as possible after receipt of a time-synchronization message, i.e., after the residence time However, if bunching does occur, the ½ sync interval delay will occur on only one of the links in the path, because the delay will prevent bunching at the downstream time-aware systems SAMSUNG Electronics IEEE 802.1 AVB September 2010 11

Analysis of Time for GM Change 4 Sync message delay time (cont.) As with the Announce message, it is assumed that there is one maximumsized frame in front of the Sync message, and that the propagation delay is negligible compared to the transmission delay for a maximum-sized frame (125 μs) Therefore, the delay between receipt of a Sync message and the sending of a Sync message is the sum of The residence time, i.e., 10 ms, except for possibly one link where the residence time is replaced by ½ Sync interval, i.e., 1/16 (= 0.0625) s The transmission delay for a Sync message on a 100 Mbps link, i.e., (64 bytes)(8 bits/byte)/10 t 8 bits/s) = 5.12 μs The transmission delay for a maximum-sized frame, i.e., 125 μs The total Sync message delay time at a time-aware system where bunching did not occur on the inbound link = 10 ms + 5.12 μs + 125 μs = 10130 μs The total Sync message delay time at a time-aware system where bunching did occur on the inbound link = 0.06250625 s + 5.12 μs + 125 μs = 62630 μs SAMSUNG Electronics IEEE 802.1 AVB September 2010 12

Analysis of Time for GM Change 5 Total time for GM change = sync receipt timeout time + 6(Announce message delay time) + sync message delay time assuming bunching occurred on upstream link + 6(sync message delay time assuming bunching did not occur on upstream link) Total time for GM change = 0.375 s + 6(250 μs) + 62630 μs + 6(10130 μs) ) = 0.4999 s 0.5 s Note that the above assumes bunching of Sync messages occurred on one link; if there is no bunching, the time for GM change = 0.375 s + 6(250 μs) + 7(10130 μs) = 0.4474 s 0.45 s Note that the largest component of the GM change time is the sync receipt timeout time, i.e., 0.375 s The time for the Announce messages to propagate is 6(250 μs) ) = 1.5 ms, which is small compared to the total GM change time SAMSUNG Electronics IEEE 802.1 AVB September 2010 13

Conclusion Under the assumptions and default parameter values for an 802.1AS network (as given in [1]), the worst-case time for grandmaster change is 0.5 s If there is no bunching of Sync messages, the worst-case grandmaster change time is 0.45 s Note that the largest component of the GM change time is the sync receipt timeout t time, i.e., 0.375 s The time for the Announce messages to propagate is 6(250 μs) = 1.5 ms, which is small compared to the total GM change time SAMSUNG Electronics IEEE 802.1 AVB September 2010 14

References 1. IEEE P802.1AS/D7.2, 2 Draft Standard for Local and Metropolitan Area Networks Timing and Synchronization for Time-Sensitive Applications in Bridged Local Area Networks, August 18, 2010. SAMSUNG Electronics IEEE 802.1 AVB September 2010 15