Ordinary Clock (OC) Application Service Interface

Similar documents
Synchronization Issues During Encoder / Decoder Tests

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

The SMPTE ST 2059 Network-Delivered Reference Standard

IT S ABOUT (PRECISION) TIME

ATSC vs NTSC Spectrum. ATSC 8VSB Data Framing

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Improvements to Boundary Clock Based Time Synchronization through Cascaded Switches. Sihai Wang Samsung Electronics

Pro Video Formats for IEEE 1722a

System: status and evolution. Javier Serrano

EE241 - Spring 2005 Advanced Digital Integrated Circuits

Primary Reference Clocks (PRC/SSU)

Description of ResE Video Applications and Requirements

Timing Modules. Connect Frequency Control Timing Modules

AN-605 APPLICATION NOTE

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Research & Development. White Paper WHP 297. Media Synchronisation in the IP Studio BRITISH BROADCASTING CORPORATION. July 2015.

GALILEO Timing Receiver

THE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING

Timing Needs in Cable Networks. Yair Neugeboren Director System Architecture, CTO Group, Network and Cloud, ARRIS WSTS 2017

SPG700 Multiformat Reference Sync Generator Release Notes

Figure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.

Since the early 80's, a step towards digital audio has been set by the introduction of the Compact Disc player.

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

SPG8000A Master Sync / Clock Reference Generator Release Notes

Isochronous & SBP3. November 2001 Slide 1

TIME-COMPENSATED REMOTE PRODUCTION OVER IP

PTP: Backbone of the SMPTE ST2110 Deployment

Dual Link DVI Receiver Implementation

TCD30xx User Guide. Clock Controller. Revision May 6, Copyright , TC Applied Technologies. All rights reserved.

Dual Link DVI Receiver Implementation

Media Clock Distribution in a 1722 Network

Scalable Media Systems using SMPTE John Mailhot November 28, 2018 GV-EXPO

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

EECS 373 Design of Microprocessor-Based Systems

DVG MPEG-2 Measurement Generator

Achieving Timing Closure in ALTERA FPGAs

About... D 3 Technology TM.

ELEC 691X/498X Broadcast Signal Transmission Winter 2018

Word Clock Distripalyzer. A Distributor, a Stripper and an Analyzer. Operation Manual. Software version 1.03 BRAINSTORM ELECTRONICS, INC.

Introduction This application note describes the XTREME-1000E 8VSB Digital Exciter and its applications.

WaveDevice Hardware Modules

Content regionalization and Targeted Ad Insertion in DTT SFN networks. Berry Eskes Regional Director EMEA North, Russia & CIS

Video Disk Recorder DSR-DR1000

Digital Imaging and Communications in Medicine (DICOM) Supplement 202: Real Real-Time Video

AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output

BTV Tuesday 21 November 2006

Model 5401 Dante Master Clock

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

AD9884A Evaluation Kit Documentation

Video Reference Timing with Tektronix Signal Generators

for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space

Word Clock Distripalyzer. A Distributor, a Stripper and an Analyzer. Operation Manual. Software version BRAINSTORM ELECTRONICS, INC.

From Synchronous to Asynchronous Design

National Instruments Synchronization and Memory Core a Modern Architecture for Mixed Signal Test

8500 Composite/SD Legalizer and Video Processing Frame Sync

An Open-source Software Toolkit for Professional Media over IP (ST 2110 and more) IEVGEN KOSTIUKEVYCH

Digital Strobe Tuner. w/ On stage Display

Advanced System LSIs for Home 3D Systems

EE273 Lecture 15 Synchronizer Design

AN1035: Timing Solutions for 12G-SDI

Prospect and Plan for IRS3B Readout

A NEW METHOD FOR RECALCULATING THE PROGRAM CLOCK REFERENCE IN A PACKET-BASED TRANSMISSION NETWORK

First Encounters with the ProfiTap-1G

Precision Time Protocol - PTP (IEEE 1588 v2) OSA PTP Products. slide 1

WWVB-Based Video Marker. David Dunham and John Wright

CDMA2000 1xRTT / 1xEV-DO Measurement of time relationship between CDMA RF signal and PP2S clock

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Implementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow

DisplayPort 1.4 Link Layer Compliance

Commsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB

J C F A U D I O AD8 MANUAL 1.4 JCF AUDIO, LLC CAMARILLO ST. NORTH HOLLYWOOD, CA

Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

4 of 40. Multi-ASIC reset synchronization Good Multi-Flip-Flop. Synthesis issues with reset nets. 3 of 40. Synchronous Resets? Asynchronous Resets?

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

* Apple and Macintosh are registered trademarks of Apple Computer, Inc. * Mac OS is a trademark of Apple Computer, Inc.

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University

Hello, and welcome to this presentation of the STM32 Serial Audio Interface. I will present the features of this interface, which is used to connect

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices

BCCU Brightness and Color Control Unit. XMC microcontrollers September 2016

Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02

Edit Menu. To Change a Parameter Place the cursor below the parameter field. Rotate the Data Entry Control to change the parameter value.

FLEX Series. Small-Scale Routing Switcher. KEY FEATURES AND BENEFITS Frame and signal. Flexible control. Communication and control.

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

Fast Quadrature Decode TPU Function (FQD)

Controlling adaptive resampling

An Introduction to IP Video and Precision Time Protocol WHITE PAPER

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

rocket rocket Powerful 2x2 MIMO AirMax BaseStation Platforms Datasheet Models: M2, M2GPS, M3, M365, M365GPS, M5, M5GPS, M900

MULTIMEDIA TECHNOLOGIES

EE273 Lecture 14 Synchronizer Design November 11, Today s Assignment

AT70XUSB. Digital Video Interfacing Products

Calibration Best Practices

Front End Electronics

Jupiter PixelNet. The distributed display wall system. infocus.com

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

SDTV 1 DigitalSignal/Data - Serial Digital Interface

COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

Transcription:

Ordinary Clock (OC) Application Service Interface 802.1as Precision Timing & Synchronization Jan 24 2007 Chuck Harrison, Far Field Associates cfharr@erols.com

Media Timing & Synchronization more subtle than you think! Sync in traditional media production & distribution has relied on monolithic, perapplication standards, e.g. NTSC television AES/SPDIF digital audio MIDI Different features/behaviors for different media, markets, and tasks AVB is creating a layered synchronization environment which ideally supports all media, markets, and tasks with a single abstraction

Overview Application layer vs time synchronization layer Time at the media application layer What is a clock? (2 answers) Media clock implementations Application service interface (inter-layer) Performance specification at the ASI

Application layer vs Time Synchronization layer mic keyboard portable digital player DV camera speaker External amplifier Home theater projector DV VTR Musical synthesizer Application Layer Audio ADC Real time disk read MIDI event capture SPDIF digital stream mapping Firewire digital timebase remapping Audio DAC MIDI event playout SPDIF digital stream unmapping Firewire digital timebase unmapping Mixing, Scheduling, Routing Equalization, processing, Time Synchronization service data stream OSI Network stack OSI Network stack data stream Time Synchronization service GPS PHY medium

Time Requirements at the Media Application Layer Fixed Latency mic AVB network speaker Uniform Sampling mic speaker disk disk Mapping/wrapping DV recorder DV cam (IEC61883, IEEE1394) speaker Media sample clock may come from an external asynchronous source

What is a clock? Constructive definition: (SMPTE S22) periodic events + accumulation of time + phasing to common reference 1 - Equally-spaced Periodic Events Pendulum 2 - Accumulation of Time 9 12 6 Watch 3 3 - Clock Phasing to a Common Reference At the tone, it will be... 9 12 6 3 Functional definition: (IEEE1588) a node that is capable of providing a measurement of the passage of time since a defined epoch. Event E happened at time T Matches modern physics definition

Media clock implementations I classic hardware PLL n f out = f ref *m/n f ref detec t Loop filter VCO m 802.1as OC f ref PLL sample clock counter Exact rational multiple of reference frequency media timebase Epoch ref Jam sync on startup to recover from error

Application service interface I Media clock(s) Media Application Layer MC1 MC2... Synchronization & Timing ASI 802.1as Ordinary Clock OC Time Synchronization service data stream OSI Network stack IEEE 1588 PTP protocol

Media clock implementations II divided f ref II a Timestamp edge event compute phase offset compute loop filter algoritm VCO/ DDS counter sample clock media timebase media timebase II b divided Sample clock Timestamp edge event compute phase offset compute loop filter algoritm VCO/ DDS counter sample clock media timebase OC reference timebase II c cross-stamp info relating media timebase to reference compute phase offset compute loop filter algoritm VCO/ DDS counter media timebase sample clock

Application service interface II EVENT.request TIMESTAMP.indication STATUS.indication Time synchronization service EVENT.request TIMESTAMP.indication 7654680.238402 sec STATUS.indication: <timebase stabilized>, <timestamp valid>, <overrun>,

Jitter requirements for Media clocks 40 ns granularity (for reference) avb-garner-requirements-summary-r4-060217.pdf

Performance specification at the ASI Critical jitter requirements (previous slide) apply at media clocks, not necessarily at OC Time delivered at ASI can meet looser specs, as application layer will implement filtering (dependent on application requirements) Time delivered at timestamp ASI has granularity, e.g. 40ns for 25MHz crystal (in simple implementations) IEEE1588 Sync message timing also has granularity from ingress/egress timestamps Best to leave ASI jitter spec loose but well defined: this places the bulk of the filtering responsibility on the application layer

Summary Media clocks are distinct from and often asynchronous to the OC timescale The AVB media application layer will use a lower layer time synchronization service, i.e. an 802.1as OC, to support precise media timing The timestamp style Application Service Interface provides A clear and appropriate abstraction A viable implementation option for media clock generation Should define timing performance spec for 802.1as-compliant devices

extras

Timing performance compliance concept Periodic event stream Ensemble of test sequences Idealized (but simple) OC OC Device Under Test EVENT TIMESTAMP EVENT TIMESTAMP Compliance tolerance band test sequence : A sequence of 802.1as-protocol messages at defined times emulating a certain PTP system environment and behavior

Compliance For convenience in modeling, the idealized reference clock is defined in a mathematically simple way which simply interpolates between the adjacent two Sync Event messages. This idealized clock is a model and is not physically realizable. (It is non-causal.) IDEALIZED OC BEHAVIOR Tolerance band for compliant behavior Time point established by 802.1as Sync message TIMESTAMP.indication reported by the idealized OC for EVENT.request at time t

Hidden agenda advantages to EVENT/TIMESTAMP ASI OC doesn t inherently need a VCO (fixed cheap crystal; all software) as digital as possible Maps easily into microcontroller implementation (much like capture/compare registers) Extends painlessly to coexisting multiple domain environment or non-1588 timing functions (e.g. cross-stamp a media clock & μproc cycle counter) Works compatibly at arbitrarily high resolution (subnanosecond)