NXP t505f Smart Card RFID Die Embedded NOR Flash Die From Smart Card World MIFARE Ultralight C

Similar documents
Freescale SPC5604BF1CLL6 Embedded NOR Flash with M27V Die Markings 32 Bit Power Architecture Automotive Microcontroller 90 nm Logic Process

MediaTek MSD95C0H DTV SoC

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

STMicroelectronics S550B1A CMOS Image Sensor Imager Process Report

MagnaChip HV7161SP 1.3 Megapixel CMOS Image Sensor Process Review

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

STMicroelectronics LSM330DLC inemo Inertial Module: 3D Accelerometer and 3D Gyroscope. MEMS Package Analysis

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Layout Analysis Analog Block

Samsung VTU11A0 Timing Controller

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis

Lucent ORCA OR2C15A-2S208 FPGA Circuit Analysis

Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis

Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

Wafer Thinning and Thru-Silicon Vias

Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation

Overcoming Challenges in 3D NAND Volume Manufacturing

Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities

Paper 7 Tel: Entered: August 8, 2014 UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD

Testing Digital Systems II

InvenSense Fabless Model for the MEMS Industry

ROM MEMORY AND DECODERS

Lecture 1: Circuits & Layout

ISO INTERNATIONAL STANDARD. Digital cinema (D-cinema) quality Part 1: Screen luminance level, chromaticity and uniformity

ISO/TR TECHNICAL REPORT. Ergonomics of human-system interaction Part 309: Organic light-emitting diode (OLED) displays

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

SEMICONDUCTOR TECHNOLOGY -CMOS-

Case 3:18-cv K Document 1 Filed 03/02/18 Page 1 of 33 PageID 1 UNITED STATES DISTRICT COURT NORTHERN DISTRICT OF TEXAS DALLAS DIVISION

SEMICONDUCTOR TECHNOLOGY -CMOS-

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Optical Engine Reference Design for DLP3010 Digital Micromirror Device

UNITED STATES DISTRICT COURT CENTRAL DISTRICT OF CALIFORNIA

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Alien Technology Corporation White Paper. Fluidic Self Assembly. October 1999

Introduction to CMOS VLSI Design (E158) Lab 3: Datapath and Zipper Assembly

IC Mask Design. Christopher Saint Judy Saint

Vesper VM1000 Piezoelectric MEMS Microphone

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

STMicroelectronics Proximity Sensor & Flood Illuminator Time of Flight & Illumination device from Apple iphone X

AMOLED compensation circuit patent analysis

Integrated circuits/5 ASIC circuits

STMicroelectronics L2G2IS 2-Axis Gyroscope for OIS

3M Sun Control Window Films Prestige Series. Prestige. Clearly Superior. Window Films. for Clearly Superior Homes

Catalogue no XIE. Television Broadcasting Industries

PRODUCT/PROCESS CHANGE NOTIFICATION

Title: STMicroelectronics NIR Camera Sensor Pages: 97 Date: December 2017 Format: PDF & Excel file Price: Full report: EUR 3,490

Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech

ISO INTERNATIONAL STANDARD. Digital cinema (D-cinema) packaging Part 4: MXF JPEG 2000 application

Hardware Design I Chap. 5 Memory elements

Self-Aligned Double Patterning for 3xnm Flash Production

Structure, Process & Cost Analysis

21 rue La Noue Bras de Fer Nantes - France Phone : +33 (0) website :

Technology Overview LTCC

PAPER: FD4 MARKS AWARD : 61. The skilled person is familiar with insect traps and is likely a designer or manufacturer of insect traps.

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Forward-Looking Statements

SA4NCCP 4-BIT FULL SERIAL ADDER

SR1320AD DC TO 20GHZ GAAS SP3T SWITCH

Integrated Circuit for Musical Instrument Tuners

1. Introduction. 2. Part A: Executive Summary

EE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1

FIFO Memories: Solution to Reduce FIFO Metastability

24. Scaling, Economics, SOI Technology

For Immediate Release

Lecture 10: Sequential Circuits

Robin Sullivan 03/04/2018

(12) United States Patent (10) Patent No.: US 6,373,742 B1. Kurihara et al. (45) Date of Patent: Apr. 16, 2002

Television Analyser - TVA97

TN1205 Technical note

ITU-T Y.4552/Y.2078 (02/2016) Application support models of the Internet of things

Teradici Naming and Branding Guide for Partners

Why Use the Cypress PSoC?

Internet of Things (IoT)

Thank you for your continued support, and as always your feedback is welcome.

PRODUCT/PROCESS CHANGE NOTIFICATION

Self Restoring Logic (SRL) Cell Targets Space Application Designs

Bradley Limpert FROM: Miriam Turovsky CLIENT: Ontario Research & Commercialization Alliance (ORCA) Meeting Lambert Agreements DATE: May 8 th 2017

DATA SHEET. BGY885B 860 MHz, 20 db gain push-pull amplifier DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Apr 07.

ATSC Standard: Video Watermark Emission (A/335)

Name of Playt. No Frills Airline. Dory Kaiser. Book Title. Author

ABSTRACT. Keywords: 3D NAND, FLASH memory, Channel hole, Yield enhancement, Defect inspection, Defect reduction DISCUSSION

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

Qualcomm VIVE QCA9500 First WiGig Chipset in 60 GHz Band

Doughtronics - Circuit Ideas.

AND9191/D. KAI-2093 Image Sensor and the SMPTE Standard APPLICATION NOTE.

IC TECHNOLOGY Lecture 2.

Accreditation Guidelines. How to acknowledge support from Creative Scotland and the National Lottery.

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO

Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016

UNITED STATES DISTRICT COURT SOUTHERN DISTRICT OF CALIFORNIA Case No.

Introduction to. Micragem: A Silicon-on-Insulator Based Micromachining Process. Report ICI-138 V3.0 (Beta version)

TipatOr. Liquid metal switch (LMS) display technology. Avi Fogel

2-Axis Gyroscopes for Optical Image Stabilization: STMicroelectronics L2G2IS and InvenSense IDG-2030

PRODUCT/PROCESS CHANGE NOTIFICATION

AABB Trademark Usage Guidelines

Emerging Memory Technologies

Shippensburg University. University Communications and Marketing

VIDEO WALL INSTALLATION GUIDE TEL: WWW. ELECTROSONIC.CO.ZA

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

Transcription:

NXP t505f Smart Card RFID Die Die From Smart Card World MIFARE Ultralight C Custom Process Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7, Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com

Custom Process Analysis Some of the information in this report may be covered by patents, mask, and/or copyright protection. This report should not be taken as an inducement to infringe on these rights. 2010 Chipworks Inc. This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization s corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information. PPR-1009-901 20738TWCY Revision 1.0 Published: September 20, 2010

Custom Process Analysis 1-1 Table of Contents 1 Overview 1.1 List of Figures 1.2 List of Tables 1.3 Company Profile 1.4 Introduction 1.5 Device Summary 1.6 Process Summary 2 Device Overview 2.1 Package and Die 2.2 Die Features 3 Process 3.1 General Device Structure 3.2 Metallization and Contacts 3.3 Logic transistors 4 Planar Analysis of NOR Flash 4.1 Overview 4.2 Planar Analysis 5 Cross-Sectional Analysis of NOR Flash 5.1 Cross-Sectional Analysis (Parallel to Bitline) 5.2 Cross-Sectional Analysis (Parallel to Wordline) 6 References 7 Statement of Measurement Uncertainty and Scope Variation About Chipworks

Overview 1-1 1 Overview 1.1 List of Figures 2 Device Overview 2.1.1 MIFARE Ultralite C Smart Card Top 2.1.2 MIFARE Ultralite C Smart Card X-Ray 2.1.3 Die Photograph 2.1.4 Die Markings 2.2.1 Die Corner A 2.2.2 Die Corner B 2.2.3 Die Corner C 2.2.4 Die Corner D 2.2.5 Minimum Pitch Bond Pads 2.2.6 Bond Pad 2.2.7 NOR Logic Gate 2.2.8 Flash Memory Area 3 Process 3.1.1 General Device Structure 3.1.2 Die Thickness 3.1.3 Die Edge Seal 3.2.1 Minimum Pitch Metal 5 3.2.2 Minimum Pitch Metal 1 3.3.1 Minimum Contacted Gate Pitch NMOS Transistors 4 Planar Analysis of NOR Flash 4.2.1 Array Metal 1 4.2.2 Array Metal 0 and Poly 2 4.2.3 Array Metal 0 and Poly Detail 4.2.4 NOR Flash Cell Metal 1 4.2.5 NOR Flash Cell Poly 2 and Metal 0 4.2.6 NOR Flash Cell Poly 1 Floating Gates and Diffusion 5 Cross-Sectional Analysis of NOR Flash 5.1.1 NOR Flash Overview 5.1.2 NOR Flash Wells 5.1.3 Floating Gate and Source Select Transistors Si Etch 5.1.4 Floating Gate Transistor Si Etch 5.2.1 NOR Flash Array Overview 5.2.2 Detail of Bitline Contacts 5.2.3 Detail of Poly 1 Floating Gate

Overview 1-2 1.2 List of Tables 1 Overview 1.4.1 Device Identification 1.5.1 Device Summary 1.6.1 Summary of Major Findings 2 Device Overview 2.2.1 Package and Die Dimensions 3 Process 3.2.1 Metallization Measured Vertical Dimensions 3.2.2 Metallization Measured Horizontal Dimensions 4 Planar Analysis of NOR Flash 4.1.1 Embedded Flash Memory Overview 5 Cross-Sectional Analysis of NOR Flash 5.2.1 Cell Critical Dimensions

About Chipworks About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches. Contact Chipworks To find out more information on this report, or any other reports in our library, please contact Chipworks at: Chipworks 3685 Richmond Rd. Suite 500 Ottawa, Ontario K2H 5B7 Canada T: 1.613.829.0414 F: 1.613.829.0515 Web site: www.chipworks.com Email: info@chipworks.com Please send any feedback to feedback@chipworks.com