Sekvencijalna logika

Similar documents
Chapter 11 Latches and Flip-Flops

ECE 341. Lecture # 2

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Lecture 8: Sequential Logic

UVOD U MIKRORAČUNARSKU ELEKTRONIKU (VHDL)

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Engr354: Digital Logic Circuits

RS flip-flop using NOR gate

CMSC 313 Preview Slides

Rangkaian Sekuensial. Flip-flop

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

RS flip-flop using NOR gate

LAB #4 SEQUENTIAL LOGIC CIRCUIT

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Experiment 8 Introduction to Latches and Flip-Flops and registers

BOOK REVIEW. LUCA MALATESTI University of Rijeka. Received: 18/02/2019 Accepted: 21/02/2019

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Sequential Design Basics

IT T35 Digital system desigm y - ii /s - iii

Unit 11. Latches and Flip-Flops

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

MUX AND FLIPFLOPS/LATCHES

Other Flip-Flops. Lecture 27 1

6. Sequential Logic Flip-Flops

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

Digital Logic Design ENEE x. Lecture 19

Module -5 Sequential Logic Design

INTRODUCTION TO SEQUENTIAL CIRCUITS

ELCT201: DIGITAL LOGIC DESIGN

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 5 Synchronous Sequential Logic

Switching Circuits & Logic Design

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Introduction to Sequential Circuits

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

CS 261 Fall Mike Lam, Professor. Sequential Circuits

Sequential Logic Circuits

UNIVERSITI TEKNOLOGI MALAYSIA

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

Digital Circuits ECS 371

ECE 263 Digital Systems, Fall 2015

Logic Design. Flip Flops, Registers and Counters

Sequential Logic Basics

The NOR latch is similar to the NAND latch

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback

Advanced Digital Logic Design EECS 303

Chapter. Synchronous Sequential Circuits

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 7: Sequential Networks

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Sequential Logic and Clocked Circuits

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

CHAPTER 11 LATCHES AND FLIP-FLOPS

Chapter 8 Sequential Circuits

ELCT201: DIGITAL LOGIC DESIGN

NAME SYMBOL CHARACTERISTIC TABLE EXCITATION TABLE. S R Q(next) 0 0 Q. (hold) (reset) (set) 1 1? (undefined) J K Q(next) (hold) (reset) (set) 1 1 Q'

Flip-Flops and Registers

Osnovna pravila. Davanje i prihvatanje kritike. Sadržaj. Šta je to kritika?

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

CHAPTER 6 COUNTERS & REGISTERS

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

Exercise 2: D-Type Flip-Flop

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

Sequential Circuits. Sequential Logic. Circuits with Feedback. Simplest Circuits with Feedback. Memory with Cross-coupled Gates.

Interaktivni Generator Vizuelnih Simulatora Digitalnih Sistema (IGoVSoDS)

Flip-Flops and Sequential Circuit Design

Part II. Chapter2: Synchronous Sequential Logic

Digital Logic Design I

Sequential Circuits: Latches & Flip-Flops

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Vignana Bharathi Institute of Technology UNIT 4 DLD

Asynchronous (Ripple) Counters

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

! Two inverters form a static memory cell " Will hold value as long as it has power applied

GENERATOR PSEUDOSLUČAJNE SEKVENCE BAZIRAN NA MIKROKONTROLERU

Sequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew

Chapter 4. Logic Design

Collections of flip-flops with similar controls and logic

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

Lec 24 Sequential Logic Revisited Sequential Circuit Design and Timing

osnovna razina ISPIT ČITANJA I PISANJA (Reading and Writing Paper)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

Transcription:

VTŠ: : Osnovi računarske tehnike Sekvencijalna logika mr. Veličkovi ković Zoran Mart, 2010.

Sekvencijalna logička funkcija Logičke funkcije se mogu kategorizirati kao kombinacione ili kao sekvencijalne. U slučaju kombinacionih logičkih funkcija, njihov logički izlaz zavisi samo od trenutne kombinacije prisutnih logičkih ulaza (Do sada smo razmatrali samo ove tipove funkcija). Kod sekvencijalnih funkcija stanje izlaza takođe zavisi od stanja logičkih ulaza ali i od njihove logičke vrednosti u prethodnom stanju. Dakle, izlazi kod sekvencijalnih funkcija zavise od vrednosti kompletne ulazne sekvence. Sekvencijalne funkcije pamte prethodno stanje ulaza i zato ih nazivamo memorijskim elementima.

RS latc (leč) Jedna od najednostavnijih sekvencijalnih funkcija je RS leč, koji se može formirati korišćenjem dva NILI kola povezana na specifičan način (back-to-back). U ovoj NILI (NOR) verziji RESET i SET ulazi su aktivni visoko. Imena ovih ulaza odgovaraju stanju izlaza Q na koji deluju. Kada je na RESET na aktivnom nivou izlaz q se postavlja na 0. Kada je SET na aktivnom nivou izlaz q se postavlja u 1. Izlazi q i ~q se nazivaju pravi (true) i komplementarni izlaz (commplementary)

Predstavljanje RS leča Tabela istinitosti Zadržava se prethodno stanje izlaza

RS leč i feedback ~q nije inverzno od q samo u slučaju kada su ulazi SET i RESET istovremeno postavljeni u aktivno stanje (SET=RESET=1)! Stanja q(n+) i ~q(n+) označavaju buduće vrednosti ovih izlaza. RS latch pamti prethodno stanje ulaza što se bazira na tehnici pod nazivom feedback. Ovo je zapravo vraćanje stanja izlaza na ulaz (čime se formira dodatni ulaz u funkciju). Na sledećim slikama ćemo objasniti kako ova tehnika funkcioniše. Počnimo sa pretpostavkom da su ulazi (SET=RESET=0) u neaktivnom stanju.

RESET aktivno/neaktivno RESET: aktivno RESET: neaktivno Pretpostavka

SET aktivno/neaktivno SET u aktivno SET u neaktivno

NI verzija RS leča SET i REST aktivno-nisko

Data tip leča: D-latchD Aktivno visoko Leč D tipa sa aktivno-visoko ulazima

Primena D leča Nema prolaza podataka, EN=0, Level-sensitive Zapamćeno stanje data ulaza

D-latch D Flip-Flop Flop Za razliku od level-sensitive logičkih šema, transition-sensitive sensitive šeme pamte podatake u trenutku promene logičkog nivoa clock ulaza. Oznaka transition-sensitive sensitive ulaza na šemama je sledeća >. Prelazak sa logičkog nivoa 0 na 1 naziva se rastuća ivica pozitivna (rising-edge), dok se tranzicija sa 1 na 0 naziva opadajuća ivica negativna (fallingedge). D-tip flip-flopovi se mogu realizovati i sa pozitivnim i negativnim clock ulazom.

Pozitivno i negativno trigerovani D-FFD Pozitivno trigerovan Negativno trigerovan

Talasni oblik D-FFD Talasni oblik pozitivno trigerovanog D flip-flopa

Vreme uspostavljanja signala Setup (uspostavljanje) and hold (držanje) vremena za D-FF su prikazana slici. Vremenski period u kome vrednost na data ulazu mora ostati stabilan je prikazan tamnijom bojom. Ova vremena su posledica internih kašnjenja u samom FF. Setup i hold definišu brzinu same tehnologije!

D-FF sa dodatnim ulazima Asinhroni CLEAR Sinhroni CLEAR

MASTER-SLAVE SLAVE D-FFD D-FF sa pozitivnom radnom ivicom MASTER FF SLAVE FF Aktivno NISKO Aktivno VISOKO Iako je sve realiuzovano preko logičkih NIVOA, spolja gledano sve je sinhronizovano sa rastućom ivicom CLOCK-a.

JK & T - FF JK - FF T - FF Promena stanja-toggle

JK & T FF, realizacija

Šift registri - SIPO Posebna vrsta registara koja pomera (shift) binarne podatke za jedan bit. 4-bit šift registar realizovan sa D-FF Paralel OUT

Talasni oblik SIPO shift registra

SISO šift registar Serijski ulaz serijski izlaz

Brojači Brojačke funkcije se veoma često koriste u digitalnim sistemima. Moduo brojača je broj stanja kroz koje prolazi brojač pre povratka na početno stanje. Primer: brojač koji broji od 0000 2 do 1111 2 u binarnom sistemu (ili od 0 to 15 u decimalnom) ima moduo šesnaest (16)

Brojač: moduo 16 sa D-FFD Kombinaciona logika Poz. logika 4xD-FF Pamaćenje stanja brojača FF

Brojač u kombinacionoj tehn.

Dekadni Brojač

Ripple - brojač

Sedmosegmentni dekoder