100G BASE-KP4 Interference tolerance ad hoc January 22 Mike Dudek Qlogic Charles Moore Avago

Similar documents
IEEE P802.3bj Task Force interim meeting convened at 8:39 am, Tuesday, November 13, 2012, by John D Ambrosia, IEEE P802.3bj Chair.

Further work on S/N Budget Channel specification May 8

Summary of NRZ CDAUI proposals

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

IEEE P802.3cd Ad Hoc meeting January 17, 2018

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

IEEE P802.3bm D Gb/s and 100 Gb/s Fiber Optic Task Force 2nd Task Force review comments

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

SECQ Test Method and Calibration Improvements

Joint IEEE P802.3cd and P802.3bs Electrical Track Ad Hoc meeting June 14, 2017

IEEE P802.3cd Ad Hoc meeting October 26, 2016

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

P802.3by 25 Gb/s Ethernet Task Force and 50G/100G/200G Study Groups Joint Ad Hoc meeting March 3, 2016

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Return Loss (RL), Effective Return Loss (ERL), and COM Variations

100GBASE-KP4 Link Training Summary

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

PAM-2 on a 1 Meter Backplane Channel

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

IEEE P802.3cd 50 Gb/s, 100 Gb/s, 200 Gb/s Ethernet Task Force

Open electrical issues. Piers Dawe Mellanox

100G SR4 TxVEC - TDP Update (D2.1 comment 94) John Petrilla: Avago Technologies March 2014

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

50GbE and NG 100GbE Logic Baseline Proposal

Meeting Notes Sept 23, 2012 IEEE Industry Connections HSE Consensus Ad Hoc

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet Initial Working Group ballot comments

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Backplane NRZ FEC Baseline Proposal

Achieving BER/FLR targets with clause 74 FEC. Phil Sun, Marvell Adee Ran, Intel Venugopal Balasubramonian, Marvell Zhenyu Liu, Marvell

P802.3by 25 Gb/s Ethernet Task Force and 50G/100G/200G Study Groups Joint Ad Hoc meeting January 6, 2016

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Baseline proposal update

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

VEC spec for 50GAUI-1 C2M and 100GAUI-2 C2M. Piers Dawe Mellanox

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

FEC Issues PCS Lock SMs. Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008

802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

XLAUI/CAUI Electrical Specifications

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

Further Investigation of Bit Multiplexing in 400GbE PMA

100GEL C2M Channel Reach Update

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Comment #147, #169: Problems of high DFE coefficients

CAUI-4 Application Requirements

Validation of VSR Module to Host link

10GBASE-LRM Interoperability & Technical Feasibility Report

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

100G SR4 TxVEC Review Comment r01-43

New Metric Offers More Accurate Estimate of Optical Transmitter s Impact on Multimode Fiber-optic Links

40G SWDM4 MSA Technical Specifications Optical Specifications

400G-FR4 Technical Specification

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

Serial ATA International Organization

IEEE P802.3cd 50 Gb/s, 100 Gb/s, 200 Gb/s Ethernet Task Force

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

100G-FR and 100G-LR Technical Specifications

USB 3.1 ENGINEERING CHANGE NOTICE

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

802.3cd (comments #i-79-81).

PCI Express. Francis Liu Project Manager Agilent Technologies. Nov 2012

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

An Approach To 25GbE SMF 10km Specification IEEE Plenary (Macau) Kohichi Tamura

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

40G SWDM4 MSA Technical Specifications Optical Specifications

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

12G-SDI Physical Layer Analysis using the Ultra 4K Tool Box

EEE ALERT signal for 100GBASE-KP4

Practical Bit Error Rate Measurements on Fibre Optic Communications Links in Student Teaching Laboratories

BER margin of COM 3dB

FEC Options. IEEE P802.3bj January 2011 Newport Beach

CAUI-4 Chip to Chip Simulations

InfiniBand Trade Association

Student Laboratory Experiments Exploring Optical Fibre Communication Systems, Eye Diagrams and Bit Error Rates

Duobinary Transmission over ATCA Backplanes

TP2 con-call comment resolution - actions from Austin - May 26 June 9 (3 calls) Tom Lindsay 802.3aq London, June 2005

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

InfiniBand Trade Association

CAUI-4 Chip to Chip and Chip to Module Applications

TP1a mask, noise and jitter for SRn

Tektronix Inc. DisplayPort Standard

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

PAM8 Baseline Proposal

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

TROUBLESHOOTING DIGITALLY MODULATED SIGNALS, PART 2 By RON HRANAC

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

400GBASE-SR16 Cabling

10GBASE-R Test Patterns

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Problems of high DFE coefficients

100GBASE-FR2, -LR2 Baseline Proposal

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Transcription:

100G BASE-KP4 Interference tolerance ad hoc 2013 January 22 Mike Dudek Qlogic Charles Moore Avago 1

1. Summary of activity 2. Response to comment 224 and related comments 3. Responses to other comments 2

1. Summary of activity our phone conferences were held. The following attended one or more meetings: Adam Healey LSI Adee Ran Intel Ali Ghiasi Broadcom Beth Kochuparambili Cisco Charles Moore Avago Chung-Jue Chen Broadcom Magesh Valliappan Broadcom Jeff Slavick Avago Liav Ben-Artsi Marvell Matt Brown APM Megha Shanbhag TE Mike Dudek QLogic Mike Li Altera Piers Dawe IPtronics Rich Mellitz Intel Rick Rabinovich Alcatel-Lucent Vasu Parthasarathy Broadcom Wheling Cheng Juniper Will Bliss Broadcom 3

1. Summary of activity Discussion of adding low frequency jitter tolerance measurement at several meetings with growing support. See comments 109, 133, and 140. Discussion of form of Tx SNDR calibration noise source, leading to general agreement to do away with PRBS and sinusoid components and use only Gaussian noise, see comments 269 and 270 Discussion of Use of COM to calibrate noise level in interference tolerance test, see comments 19, 21, and 34 Other discussion including response to comment 224 4

2. Response to Comment 224 This comment asks us to respond to the editor's note in 94.3.13.4 Receiver interference tolerance test method, quoted below: The Frequency dependent attenuation should be at least two different channels one long, one short. It should include degradations that will require a reasonable amount of equalization. The test setup does not include jitter generation, but instead relies upon the additive noise sources to emulate jitter. Discussion regarding the inclusion and form of various impairments is ongoing. The method for calibration of the channel interferer is required as COM does not provide this. Comment 224 suggested no specific remedy but comments by members of the group proposed remedies which cover these points: 5

2. Response to Comment 224 (continued) The Frequency dependent attenuation should be at least two different channels one long, one short. It should include degradations that will require a reasonable amount of equalization. The ad hoc responds Comment 20 addresses this with descriptions of two channels and values for COM as tested. In addition comment 33 specifies added impairments which test operation of receiver DFE equalization although the specified remedy may be insufficiently complete without additional supporting material. Comment 223 also raises this issue but without specific remedy. 6

2. Response to Comment 224 (continued) The test setup does not include jitter generation, but instead relies upon the additive noise sources to emulate jitter. The ad hoc responds: COM, which is used to calibrate the additive noise, models jitter as noise scaled to signal amplitude. See equation 93A-23 and 93A-26. The values σ RJ and A DD normally represent worst case RJ and DJ, respectively. When annex 93A is used to calibrate COM for interference tolerance testing we could use: σ RJ = RJ RMS_actual A DD = 0.5 * DJ peak-peak_actual to make a reasonable allowance for jitter. Comment 21 could be hijacked to add this. (note: values subscripted actual are measured values for Tx actually used in test. These values are used in lieu of worst case jitter values used in computing COM for channels.) This change does not fully answer the note but does put the jitter emulation in line with what is used in COM. Also comments 109, 133, and 140 popose low frequency Jitter tolerance specification/testing. 7

2. Response to Comment 224 (continued) Discussion regarding the inclusion and form of various impairments is ongoing. The ad hoc responds: Several comments were submitted which act upon this ongoing discussion: Comments 109, 133, and 140 cover low frequency jitter tolerance. Comment 33 covers channel reflection tolerance. Comment 270 removes the Sine interferer and 1G PRBS based on the ad hoc discussions. Comment 269 clarifies the purpose of the Gaussian noise source. 8

2. Response to Comment 224 (continued) The method for calibration of the channel interferer is required as COM does not provide this. The ad hoc responds: Comment 21 describes how COM can be modified to provide interferer calibration, and comment 19 describes how the interfering signal can be specified to justify the calibration method defined by comment 21. 9

3. Responses to other comments The ad hoc continues: In addition: Comment 32 proposes making the test more realistic by testing all 4 channels at once and measuring BER at the MAC interface. 10