Activity Sequential Logic: An Overview

Similar documents
Exercise 2: D-Type Flip-Flop

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

LATCHES & FLIP-FLOP. Chapter 7

EET 1131 Lab #10 Latches and Flip-Flops

EET2411 DIGITAL ELECTRONICS

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Lecture 8: Sequential Logic

ASYNCHRONOUS COUNTER CIRCUITS

Exercise 2: Connecting the Digital Logic Circuits

Sequential Design Basics

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Physics 323. Experiment # 10 - Digital Circuits

Experiment # 12. Traffic Light Controller

Other Flip-Flops. Lecture 27 1

Asynchronous (Ripple) Counters

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

TMEL53, DIGITALTEKNIK. INTRODUCTION TO SYNCHRONOUS CIRCUITS, FLIP-FLOPS and COUNTERS

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Experiment 8 Introduction to Latches and Flip-Flops and registers

CHAPTER 6 COUNTERS & REGISTERS

Introduction. Serial In - Serial Out Shift Registers (SISO)

RS flip-flop using NOR gate

INC 253 Digital and electronics laboratory I

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Digital Circuits ECS 371

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Lab #10: Building Output Ports with the 6811

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Digital Fundamentals

RS flip-flop using NOR gate

Logic Design. Flip Flops, Registers and Counters

Unit 12 Design Solutions Solutions to Unit 12 Design and Simulation Problems

Digital Logic Design I

Chapter 11 Latches and Flip-Flops

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Solar Power for Small Hall

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

Register Transfer Level in Verilog: Part II

ECE 331 Digital System Design

ECE 301 Digital Electronics

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Digital Fundamentals: A Systems Approach

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

ECE 341. Lecture # 2

Universal Asynchronous Receiver- Transmitter (UART)

Outcomes. Spiral 1 / Unit 6. Flip-Flops FLIP FLOPS AND REGISTERS. Flip-flops and Registers. Outputs only change once per clock period

Counters

EE292: Fundamentals of ECE

EE 109 Homework 6 State Machine Design Name: Score:

Chapter 9 Introduction to Sequential Logic

Asynchronous Counter

Logic. Andrew Mark Allen March 4, 2012

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Counter dan Register

Chapter 4. Logic Design

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

ELCT201: DIGITAL LOGIC DESIGN

Eng. Mohammed Samara. Fall The Islamic University of Gaza. Faculty of Engineering. Computer Engineering Department

Experiment # 4 Counters and Logic Analyzer

Unit 11. Latches and Flip-Flops

Chapter 9 Counters. Clock Edge Output Q 2 Q 1 Q

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

Digital Design Datapath Components: Parallel Load Register

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

ECE 270 Lab Verification / Evaluation Form. Experiment 8

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Module -5 Sequential Logic Design

Sequential Logic Notes

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

Lecture 11: Synchronous Sequential Logic

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

CHAPTER 4 RESULTS & DISCUSSION

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Flip-Flops and Sequential Circuit Design

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

Elwin Cabrera May 11, 2016 DIGITAL CLOCK. ECE271/CSC222 Final Project Report

Chapter 2. Digital Circuits

Chapter 5 Sequential Circuits

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

CSE 352 Laboratory Assignment 3

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

Digital Fundamentals: A Systems Approach

Fundamentals of Computer Systems

Introduction to Sequential Circuits

Transcription:

Activity 1.3.2 Sequential Logic: An Overview Introduction Along with combinational logic, sequential logic is a fundamental building block of digital electronics. The output values of sequential logic depend not only on the current input values (i.e., combinational logic), but also on previous output values. Thus, sequential logic requires a clock signal to control sequencing and memory and to retain previous outputs. In this activity we will use the D flip-flop. We are limiting our use to this type of flip-flop in this introductory unit because of its simplicity and ease of use. The D flip-flop is just one of many different types of flip-flops that can be used to implement sequential logic circuits. Equipment Paper and pencil Circuit Design Software (CDS) Procedure Let s begin the study of sequential logic by investigating the basic operations of the D flip-flop. 1. Using the Circuit Design Software (CDS), enter the D flip-flop test circuit shown below. Use a switch for the input T and probes for the outputs Que and NOT_Que. Note: The PR (preset) and CLR (clear) inputs on the 74LS74 are active low inputs. In this circuit PR and CLR are connected to 5v (high), which makes them both inactive. a) Toggle the input T several times and record what effect this has on the two outputs. b) What happens when the switch is moved from GROUND to 5v? What happens when the switch is moved from 5v to GROUND? Explain. DE Activity 1.3.2 Sequential Logic: An Overview Page 1

2. Using the Circuit Design Software (CDS), modify the circuit used in step (1) so that it matches the example shown below. a) Start the simulation. b) Set the input switches P and R to 5v. Again, since PR and CLR are active low inputs, this will make them both inactive. Toggle the input T several times. The circuit should behave exactly like the circuit in step (1). c) Set the input switch P to GROUND and R to 5v. What is the state of the two outputs? d) Toggle the input T several times. Record what effect this has on the two outputs. e) Set the input switch P to 5v and R to GROUND. What is the state of the two outputs? f) Toggle the input T several times. Record what effect this has on the two outputs. DE Activity 1.3.2 Sequential Logic: An Overview Page 2

Let us examine a simple binary counter. Counters are one of the most common applications of flip-flops. The circuit that we will be observing is called a two-bit binary counter. The counter will count from zero (00 in binary) to three (11 in binary). 1. Using the Circuit Design Software (CDS), enter the two-bit binary counter shown below. Use a switch for the input Clock-In and probes for the outputs A and B. a) Start the simulation. b) Cycle the input Clock-In (switch T) several times and record what effect this has on the two outputs in the table below. Clock-In A B Initial Values 1 st Toggle 2 nd Toggle 3 rd Toggle 4 th Toggle 5 th Toggle 6 th Toggle c) Based on these results, explain the pattern that you observe in the two outputs. DE Activity 1.3.2 Sequential Logic: An Overview Page 3

2. Using the Circuit Design Software (CDS), modify the circuit used in step (1) so that it matches that shown below. The first modification is to replace the switch input with a CLOCK_VOLTAGE. This change will result in the input being continuously toggled. Be sure the CLOCK_VOLTAGE is set to 5 volts, 50% duty cycle, 1 khz. The second modification is to add a four-channel oscilloscope set up to view the four signals A, B, Clock-In, and ~1Q (i.e., the Q-not output of the first flip-flop). Be sure to set the oscilloscope s time-base to 1ms/div and the vertical-bases of the four channels to 10volts/div. Also, adjust the Y position of the four channels such that the four signals are all clearly visible. a) Start the simulation and let it run until you have captured several periods of each signal. DE Activity 1.3.2 Sequential Logic: An Overview Page 4

b) Using the oscilloscope s markers, measure the period of the three signals. Use this data to calculate the frequency for each signal. Record your data in the table below. Be sure to use the correct units. Signal Period Frequency Clock-In A B c) Based on these results, explain the relationship of the period and frequency between the three signals. Was this expected? Conclusion 1. List 3-5 real-world applications where you might find counters like the one examined in this activity. 2. Simple counters are just one application of sequential logic. From your life experiences, list 3-5 examples of products that you have used that contain sequential logic. DE Activity 1.3.2 Sequential Logic: An Overview Page 5

Going Further Optional Analyze the 4-bit binary counter shown below to determine the frequency and period for the signals A, B, C, and D. Use the table shown below to record your answers. Signal Period Frequency Clock-In A B C D DE Activity 1.3.2 Sequential Logic: An Overview Page 6