VHDL Upgrading of a TNT2 card

Similar documents
Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

FPGA-BASED EDUCATIONAL LAB PLATFORM

Using the XSV Board Xchecker Interface

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Memec Spartan-II LC User s Guide

Keymaker for MB trucks.

EEM Digital Systems II

CHAPTER 3 EXPERIMENTAL SETUP

Spartan-II Development System

Manual Version Ver 1.0

Spartan-II Development System

Programmable Logic Design I

User Manual. Product Link:

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

CoLinkEx JTAG/SWD adapter USER MANUAL

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project

AMRAD Charleston SDR Project Quick Start 4 April. 2010

Yellow Frog. Manual Version 1.1

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

Using SignalTap II in the Quartus II Software

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies

TVW750USBD ATSC Tuner Quick install manual

TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices

LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0

Lecture 10: Programmable Logic

Combo Board.

AT18F Series Configurators. Application Note. Stand-alone or In-System Programming Applications for AT18F Series Configurators. 1.

OpenXLR8: How to Load Custom FPGA Blocks

Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller

SXGA096 DESIGN REFERENCE BOARD

Unicable II Programmer. IDLU-PROG01-OOOOO-OPP Item: Installation & User Guide

FPGA Implementation of DA Algritm for Fir Filter

Field Programmable Gate Array (FPGA) Based Trigger System for the Klystron Department. Darius Gray

Remote Diagnostics and Upgrades

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

Embedded Master Module

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

Using the XC9500/XL/XV JTAG Boundary Scan Interface

LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS

DX-10 tm Digital Interface User s Guide

Media Tube HO ActionPad Configuration Manual V0.2 User Version

Fiber Optic Extender User Manual. Model: CV-F01-TX

Quick Guide Book of Sending and receiving card

University Program Design Laboratory Package

Copyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or transmitted in any

ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL

University Program Design Laboratory Package

A Motor can be in many groups, by assigning additional channel# on it.

University Program Design Laboratory Package

Booya16 SDR Datasheet

VNS2210 Amplifier & Controller Installation Guide

Radar Signal Processing Final Report Spring Semester 2017

PicoBlaze. for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices. JTAG Loader. Quick User Guide. Kris Chaplin and Ken Chapman

Lab 13: FPGA Circuit Realization Ian Callahan

PLUSTV 1680ex USER S MANUAL

AN ADVERTICING MODUL, DEVELOPED ON THE BASE OF A CPLD PROGRAMABLE DEVICE

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

AVTuner PVR Quick Installation Guide

Design of VGA Controller using VHDL for LCD Display using FPGA

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

Lab 4: Hex Calculator

Why FPGAs? FPGA Overview. Why FPGAs?

Universal ByteBlaster

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins

Instructions for DataMark PDF Temperature Logger

SignalTap Plus System Analyzer

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

TVS-2-TAIT VPU-15-TAIT

DXP A0808 Quick Start

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

TEST BOARD FOR EA DOG SERIES

Digital Systems Design

VIDEO GRABBER. DisplayPort. User Manual

Implementing SMPTE SDI Interfaces with Artix-7 FPGA GTP Transceivers Author: John Snow

Arria-V FPGA interface to DAC/ADC Demo

Research on Driving and Data Transmission Technology for DMD

Error connecting to the target: TMS320F28379D. 1 Error message on connecting the target.

Lecture 6: Simple and Complex Programmable Logic Devices. EE 3610 Digital Systems

VNS2200 Amplifier & Controller Installation Guide

M89 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs

AT450SAW Programmable Selective Amplifier

EEG A1452 SCTE-104 Inserter Frame Card

Guide For Setting Up Your Fortec Lifetime Ultra Receiver

Ethernet to VGA over IP Converter

ivw-ud322 / ivw-ud322f

The user manual of LED display screen and RH-32G control card.

Installation & Operation Manual

Single cable multiswich programmer PC102W

SingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016

GOPLCP USER'S MANUAL V 0.9 OHO-Elektronik

Please follow the safety instructions in your notebook s directions for use.

Spartan-IIE LC Development Board User s Guide

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

SAPLING MASTER CLOCKS

FT991 and WSJT-X setup Let s set up the FT991 first 1. Click the Menu/Setup button and set the following menu items to these: i. 029 = 38400bps ii.

Transcription:

VHDL Upgrading of a TNT2 card 1) Get some JTAG programming device... 1 2) Download the software to program Xilinx Component : IMPACT... 2 3) Virtex s 3 EEPROM s upgrade... 2 4) Spartan s EEPROM upgrade... 6 5) TUC s upgrade... 8 A TNT2 board contains 3 different software pieces: The VHDL code for FPGA s : o Virtex II: the default software used at startup is stored in some 3 EEPROMS. For some tests, another software can also be stored in some other FLASH EEPROM. The TUC software is necessary for putting the code on board and in order to let the Virtex II boot on this secondary software/flash memory. o Spartan. The code of this FPGA is quiet very stable and doesn t change at all. The Spartan FPGA get his software also from some attached EEPROM. Some JTAG programming device is needed in order to put the MCS files (VHDL compiled code) within Virtex or Spartan s attached EEPROMs. The C-like code for the microcontroller chip USB-FX2. This code is the most stable since the beginning of the TNT development. Although a TNT2 board has/needs some PC control software: TUC (Tnt USB Control) or DTUC. During the TNT development, when some features are added or corrected, only 2 of these 4 softwares are concerned and must often/mainly be upgraded together: the Virtex2 VHDL and the TUC that is in charge of communicating with this VHDL software. For example, some older TUC will probably not work properly with a new VHDL code. We will here mainly consider the Virtex and Spartan default software upgrade stored in their default EEPROM s (as the flash memory upgrade is covered by the TNT2 user manual). 1) Get some JTAG programming device Each of the 2 FPGA s (Spartan and Virtex) and their associated EEPROM s are accessible trough some JTAG chain. In order to upgrade one FPGA, you need to connect some specific JTAG programming device at some specific pin s on the TNT2 card (see later). For example, a JTAG compatible MultiLinx download cable from Xilinx can be used, as the one showed in the figure:

The MultiLinx cable has an USB interface, so it can be accessed from any standard PC. The necessary drivers for a correct working operation have to be downloaded from the xilinx website (www.xilinx.com). With the help of this cable, the configuration can be downloaded through the JTAG port contained on the TNT2. The pin assignment mapping can be found in the TNT2 documentation. 2) Download the software to program Xilinx Component : IMPACT In order to load new configuration/program/code into the EEPROM s, the user has to download the full software of Xilinx called ISE WebPACK even if only Impact Software is really useful... The web link is : http://www.xilinx.com/ Search about the software suite called ISE WebPACK. You will probably have to register at the site but the software is free. 3) Virtex s 3 EEPROM s upgrade In order to load the new software for the Virtex, the user must provide with three *.mcs files, named (for example) tnt2_n_virtex2_2.mcs, tnt2_n_virtex2_1.mcs, tnt2_n_virtex2_0.mcs Whatever, the filename used, note that these 3 files must have some numbering like FileName_0.mcs, FileName_1.mcs and FileName_2.mcs Those files are to be downloaded into the three EEPROM memories that stores the configuration of the Virtex II at power on. For this, a JTAG compatible MultiLinx download cable from Xilinx is necessary, as the one showed in the figure:

The MultiLinx cable has an USB interface, so it can be accessed from any standard PC. The necessary drivers for a correct working operation have to be downloaded from the xilinx website (www.xilinx.com). With the help of this cable, the configuration can be downloaded through the JTAG port contained on the TNT2. The pin assignment mapping can be found in the TNT2 documentation. In the figure below, the JTAG port which accesses the Virtex II is the one at the left named J4 (Vcc pin 7) and Spartan II is at the right named J6. The exact JTAG pin mapping is :

The software needed to command the MultiLinx cable is called impact and is part of the standard Xilinx development tools distribution. It can be freely downloaded from the xilinx website (www.xilinx.com) too. Once started, the JTAG chain must be initialized. At this moment, the three EEPROMS along with the Virtex II FPGA should be presented, along with a synoptic of the JTAG chain relying all the components. This is showed in the figure. A different configuration file can be assigned to each component. The file named tnt2_n_virtex2_2.mcs should be assigned to the leftmost EEPROM, the tnt2_n_virtex2_0.mcs should be assigned at right, while the tnt2_n_virtex2_1.mcs must be put in the middle EEPROM. Finally, each of the EEPROMS can be programmed individually, one by one. Any of the previous steps can be executed with the help of the right mouse button.

Note : the current VHDL version actually used by a board can be seen in the TUC s main screen. When upgrading the VHDL, please note the changes. Example : with some older TUC V2.2, the description of the Virtex VHDL loaded appears in the main part : The third line of descriptive text in the upper part of the screen came from the Virtex, in the old version, it is something like RTEXII : minimal version V.0.1FLASH 09/2004. After upgrading the 3 EEPROM s content and the TUC version, some new description text should appear:

The third line of descriptive text in the upper part of the screen came from the Virtex, in the new version, it is something like VII-TNT2-TEST : V.1.0 RAM 03/2006. 4) Spartan s EEPROM upgrade In order to load the new software for the Spartan, the user must provide with only one *.mcs file, named (for example) tnt2_d_spartan2.mcs This file is to be downloaded into the EEPROM memory that stores the configuration of the Spartan II at power on. For this, the procedure is similar to the upgrade of the Virtex II (see chapter 1). The only thing to do is to plug the USB cable linked to the JTAG programmer to the appropriate connector into the TNT2 card (see the 2 following figures).

5) TUC s upgrade Go to the IPHC website http://iphc.in2p3.fr/-tnt-.html and look at the TUC s installation instruction.