TRUTH TABLE INV N.I OUT

Similar documents
SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR

74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ACT16374, 74ACT BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ALS564B, SN74ALS564B OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74F161AN SN74F161AN

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

CD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

description/ordering information

description V CC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK OE 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND 2D 2Q 3Q 3D 4D 8D 7D 7Q 6Q 6D 5D 8Q CLK

description/ordering information

SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to Patterns

SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Documents. Simplified Block Diagram. 3 rd -Order LPF with. 5 MHz, 7.5 MHz, 10 MHz, and 12.5 MHz. CW Mixer Reference. CW Current Outputs

3V Video Amplifier with 6dB Gain and Filter in SC70

1 Gbps to 4.25 Gbps Limiting Amplifier With LOS and RSSI

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

TLC548C, TLC548I, TLC549C, TLC549I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL

SN54AHCT374, SN74AHCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

155 Mbps to 4.25 Gbps Limiting Amplifier With LOS and RSSI

SN54ABT377, SN74ABT377A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

description S0 OE1 OE2 V CC S1 SL Q H H/Q H F/Q F D/Q D B/Q B CLK SR G/Q G E/Q E C/Q C A/Q A Q A CLR GND CLK B/Q S1 GND CLR

Test Report TIDA /14/2014. Test Report For TIDA Aptina Automotive Camera Module 02/14/2014

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Multi-Media Card (MMC) DLL Tuning

description/ordering information

description/ordering information

description/ordering information

description/ordering information

TGL2209 SM 8 12 GHz 50 Watt VPIN Limiter

SN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

PMP15002 Test Results

TGL2210-SM_EVB GHz 100 Watt VPIN Limiter. Product Overview. Key Features. Applications. Functional Block Diagram. Ordering Information

SN74ACT2226, SN74ACT2228 DUAL 64 1, DUAL CLOCKED FIRST-IN, FIRST-OUT MEMORIES

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

DLP LightCrafter Display 4710 EVM User s Guide

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

TGA4541-SM Ka-Band Variable Gain Driver Amplifier

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

Optical Engine Reference Design for DLP3010 Digital Micromirror Device

74F273 Octal D-Type Flip-Flop

DATA SHEET. NEC's L-BAND 4W HIGH POWER SPDT SWITCH IC

QPL6216TR7 PRELIMINARY. Product Description. Feature Overview. Functional Block Diagram. Applications. Ordering Information. High-Linearity SDARS LNA

Is Now Part of To learn more about ON Semiconductor, please visit our website at

TGA2807-SM TGA2807. CATV Ultra Linear Gain Amplifier. Applications. Ordering Information. CATV EDGE QAM Cards CMTS Equipment

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

TGL2203 Ka-Band 1 W VPIN Limiter

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

STW High voltage fast-switching NPN power transistor. Features. Application. Description

QPC6222SR GENERAL PURPOSE DPDT TRANSFER SWITCH. Product Overview. Key Features. Functional Block Diagram. Applications. Ordering Information

TA48M025F,TA48M03F,TA48M033F TA48M0345F,TA48M04F,TA48M05F

TGA GHz 1W Power Amplifier

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer

NSR0130P2. Schottky Barrier Diode 30 V SCHOTTKY BARRIER DIODE

RB751S40T5G. Schottky Barrier Diode 40 V SCHOTTKY BARRIER DIODE

QSB34GR / QSB34ZR / QSB34CGR / QSB34CZR Surface-Mount Silicon Pin Photodiode

BAS40-04LT1G, SBAS40-04LT1G. Dual Series Schottky Barrier Diode 40 VOLTS SCHOTTKY BARRIER DIODES

SKY LF: GHz Ultra Low-Noise Amplifier

Is Now Part of To learn more about ON Semiconductor, please visit our website at

TGA2238-CP 8 11 GHz 50 W GaN Power Amplifier

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

TCP-3039H. Advance Information 3.9 pf Passive Tunable Integrated Circuits (PTIC) PTIC. RF in. RF out

TGP Bit Digital Phase Shifter

SN74AUC2G79 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

TGA GHz 30W GaN Power Amplifier

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

QPC1022TR7. Broad Band Low Distortion SPDT Switch. General Description. Product Features. Functional Block Diagram RF1612.

RST RST WATCHDOG TIMER N.C.

SURFACE MOUNT DISPLAY. Features. Descriptions. Package Dimensions& Internal Circuit Diagram

STEVAL-TDR007V1. 3 stage RF power amplifier demonstration board using: PD57002-E, PD57018-E, 2 x PD57060-E. Features. Description

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

. The vertical pull-in range is approximately 10 Hz at fv = 60 Hz.

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Obsolete Product(s) - Obsolete Product(s)

CAT Channel Ultra High Efficiency LED Driver with 32 Dimming Levels

MT8806 ISO-CMOS 8x4AnalogSwitchArray

SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

SKY : Shielded Low-Noise Amplifier Front-End Module with GPS/GNSS/BDS Pre-Filter

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SKY LF: GHz Two-Stage, High Linearity and High Gain Low-Noise Amplifier

TGP2108-SM 2.5-4GHz 6-Bit Digital Phase Shifter

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS

TGA2218-SM GHz 12 W GaN Power Amplifier

TGP2109-SM GHz 6-Bit Digital Phase Shifter. Product Description. Functional Block Diagram. Product Features. Applications. Ordering Information

74F377 Octal D-Type Flip-Flop with Clock Enable

BAS70 series; 1PS7xSB70 series

QPL GHz GaN LNA

MT x 12 Analog Switch Array

STPTIC STPTIC. Parascan tunable integrated capacitor. Applications. Description. Features STPTIC. Benefit

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Data Sheet of SAW Components

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Transcription:

Dual Output Driver application INFO available UC1706 UC2706 UC3706 FEATURES Dual, 1.5A Totem Pole Outputs 40nsec Rise and Fall into 1000pF Parallel or Push-Pull Operation Single-Ended to Push-Pull Conversion High-Speed, Power MOSFET Compatible ow Cross-Conduction Current Spike Analog, atched Shutdown Internal Deadband Inhibit Circuit ow Quiescent Current 5 to 40V Operation Thermal Shutdown Protection 16-Pin Dual-In-ine Package 20-Pin Surface Mount Package BOCK DIAGRAM DESCRIPTION The UC1706 family of output drivers are made with a high-speed Schottky process to interface between low-level control functions and high-power switching devices - particularly power MOSFET's. These devices implement three generalized functions as outlined below. First: They accept a single-ended, low-current digital input of either polarity and process it to activate a pair of high-current, totem pole outputs which can source or sink up to 1.5A each. Second: They provide an optional single-ended to push-pull conversion through the use of an internal flip-flop driven by double-pulsesuppression logic. With the flip-flop disabled, the outputs work in parallel for 3.0A capability. Third: Protection functions are also included for pulse-by-pulse current limiting, automatic deadband control, and thermal shutdown. These devices are available in a two-watt plastic bat-wing DIP for operation over a 0 C to 70 C temperature range and, with reduced power, in a hermetically sealed cerdip for -55 C to +125 C operation. Also available in surface mount Q and packages. TRUTH TABE INV N.I OUT H H H H H OUT = INV and N.I. OUT = INV or N.I. SUS200A - OCTOBER 1998 - REVISED APRI 2001

ABSOUTE MAXIMUM RATINGS....................................... N--Pkg............... J--Pkg Supply Voltage, VIN......................... 40V.................. 40V Collector Supply Voltage, VC.................. 40V.................. 40V Output Current (Each Output, Source or Sink) Steady--State.......................... ±500mA............... ±500mA Peak Transient.......................... ±1.5A................. ±1.0A Capacitive Discharge Energy............... 20µJ................... 15µJ Digital Inputs.............................. 5.5V................. 5.5V Analog Stop Inputs.......................... VIN.................... VIN Power Dissipation at TA = 25 C (See Note)....... 2W.................. 1W Power Dissipation at T (eads/case) = 25 C...... 5W................... 2 (See Note) Operating Temperature Range...................... --55 C to +125 C Storage Temperature Range........................ --65 C to +150 C ead Temperature (Soldering, 10 Seconds)................ 300 C Note: All voltages are with respect to the four ground pins which must be connected together. All currents are positive into, negative out of the specified trerminal. Consult Packaging sections of the Databook for thermal limitations and considerations of package. UC1706 UC2706 UC3706 CONNECTION DIAGRAMS DI-16, SOIC-16 (TOP VIEW) J or N Package, DW Package PCC-20, CC-20 (TOP VIEW) Q, Packages B INHIBIT INV. INPUT 1 2 16 15 A INHIBIT INHIBIT REF N/C B INHIBIT INV INPUT 3 2 1 20 19 A INHIBIT INHIBIT REF N.I. INPUT 3 14 VIN N.I.INPUT 4 18 VIN 4 5 13 12 N/C 5 6 7 17 16 15 N/C AOUTPUT 6 11 BOUTPUT AOUTPUT 8 14 9 10 11 12 13 BOUTPUT FIP/FOP VC 7 8 10 9 STOP NON-INV. STOP INV. FIP/FOP VC STOP INV. STOP NON-INV. N/C Note: All four ground pins must be connected to a common ground. EECTRICA CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = 55 C to +125 C for the UC1706, 25 C to +85 C for the UC2706 and 0 C to +70 C for the UC3706; VIN = VC = 20V. TA =TJ. PARAMETERS TEST CONDITIONS MIN TYP MAX UNITS VIN Supply Current VIN = 40V 8 10 ma VC Supply Current VC = 40V, Outputs ow 4 5 ma VC eakage Current VIN = 0, VC = 30V, No oad.05 0.1 ma Digital Input ow evel 0.8 V Digital Input High evel 2.2 V Input Current VI = 0 0.6 1.0 ma Input eakage VI = 5V.05 0.1 ma 2

UC1706 UC2706 UC3706 EECTRICA CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = 55 C to +125 C for the UC1706, 25 C to +85 C for the UC2706 and 0 C to +70 C for the UC3706; VIN = VC = 20V. TA =TJ. PARAMETERS TEST CONDITIONS MIN TYP MAX UNITS Output High Sat., VC-VO IO = -50mA 2.0 V Output ow Sat., VO IO = 50mA 0.4 V IO = 500mA 2.5 V Inhibit Threshold VREF = 0.5V 0.4 0.6 V VREF = 3.5V 3.3 3.7 V Inhibit Input Current VREF = 0 10 20 µa Analog Threshold VCM = 0 to 15V, for the UC2706 and UC3706 100 130 160 mv VCM = 0 to 15V, for the UC1706 80 130 160 mv Input Bias Current VCM = 0 10 20 µa Thermal Shutdown 155 C TYPICA SWITCHING CHARACTERISTICS: VIN = VC = 20V, TA = 25 C. Delays measured to 10% output change. PARAMETERS TEST CONDITIONS OUTPUT C = UNITS From Inv. Input to Output: open 1.0 2.2 nf Rise Time Delay 110 130 140 ns 10% to 90% Rise 20 40 60 ns Fall Time Delay 80 90 110 ns 90% to 10% Fall 25 30 50 ns From N. I. Input to Output: Rise Time Delay 120 130 140 ns 10% to 90% Rise 20 40 60 ns Fall Time Delay 100 120 130 ns 90% to 10% Fall 25 30 50 ns VC Cross-Conduction Current Spike Duration Output Rise 25 ns Output Fall 0 ns Inhibit Delay Inhibit Ref. = 1V, Inhibit Inv. = 0.5 to 1.5V 250 ns Analog Shutdown Delay Stop Non-Inv. = 0V, Stop Inv. = 0 to 0.5V 180 ns CIRCUIT DESCRIPTION Outputs Digital Inputs The totem-pole outputs have been designed to minimize With both an inverting and non-inverting input available, cross-conduction current spikes while maximizing fast, either active-high or active-low signals may be accepted. high-current rise and fall times. Current limiting can be These are true TT compatible inputs the threshold is done externally either at the outputs or at the common approximately 1.2V with no hysteresis; and external pullup VC pin. The output diodes included have slow recovery resistors are not required. and should be shunted with high-speed external diodes Inhibit Circuit when driving high-frequency inductive loads. Although it may have other uses, this circuit is included to Flip/Flop eliminate the need for deadband control when driving Grounding pin 7 activates the internal flip-flop to alternate relatively slow bipolar power transistors. A diode from the two outputs. With pin 7 open, the two outputs each inhibit input to the opposite power switch collector operate simultaneously and can be paralleled for higher will keep one output from turning-on until the other has current operation. Since the flip-flop is triggered by the turned-off. The threshold is determined by the voltage on digital input, an off-time of at last 200nsec must be provided pin 15 which can be set from 0.5 to 3.5V. When this cir- to allow the flip/flop to change states. Note that the cuit is not used, ground pin 15 and leave 1 and 16 open. circuit logic is configured such that the OFF state is defined as the outputs low. 3

CIRCUIT DESCRIPTION (cont.) Analog Shutdown This circuit is included to get a latched shutdown as close to the outputs as possible, from a time standpoint. With an internal 130mV threshold, this comparator has a common-mode range from ground to (VIN 3V). When not used, both inputs should be grounded. The time required for this circuit to latch is inversely proportional to the amount of overdrive but reaches a minimum of 180nsec. As with the flip-flop, an input off-time of at least 200nsec is required to reset the latch between pulses. Supply Voltage With an internal 5V regulator, this circuit is optimized for UC1706 UC2706 UC3706 use with a 7 to 40V supply; however, with some slight response time degradation, it can also be driven from 5V. When VIN is low, the entire circuit is disabled and no current is drawn from VC. When combined with a UC1840 PWM, the Driver Bias switch can be used to supply VIN to the UC1706. VIN switching should be fast as if VC is high, undefined operation of the outputs may occur with VIN less than 5V. Thermal Considerations Should the chip temperature reach approximately 155 C, a parallel, non--inverting input is activated driving both outputs to the low state. APPICATIONS D1, D2; UC3611 Schottky Diodes Power MOSFET Drive Circuit D1, D2; UC3611 Schottky Diodes Power MOSFET Drive Circuit Using Negative Bias Voltage and evel Shifting to Ground Referenced PWMs D1, D2: UC3611 Schottky Diodes Transformer Coupled MOSFET Drive Circuit Charge Pump Circuits 4

APPICATIONS (cont'd) UC1706 UC2706 UC3706 D1, D2: UC3611 Schottky Diodes Power Bipolar Drive Circuit D1, D2: UC3611 Schottky Diodes Transformer Coupled Push-Pull MOSFET Drive Circuit UNITRODE CORPORATION 7 CONTINENTA BVD. MERRIMACK, NH 03054 TE. (603) 424-2410 FAX (603) 424-3460 UC3706 Converts Single Output PWMs to High Current Push-Pull Configuration 5

PACKAGE OPTION ADDENDUM www.ti.com 8-Apr-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) ead/ball Finish (6) MS Peak Temp (3) Op Temp ( C) 5962-89611012A ACTIVE CCC FK 20 1 TBD POST-PATE N / A for Pkg Type -55 to 125 5962-89611012A Device Marking 5962-8961101EA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8961101EA (4/5) Samples UC1706J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 UC1706J UC1706J883B ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 UC1706J/883B UC1706 ACTIVE CCC FK 20 1 TBD POST-PATE N / A for Pkg Type -55 to 125 UC1706 UC2706DW ACTIVE SOIC DW 16 40 Green (RoHS UC2706DWG4 ACTIVE SOIC DW 16 40 Green (RoHS CU NIPDAU evel-2-260c-1 YEAR -40 to 85 UC2706DW CU NIPDAU evel-2-260c-1 YEAR -40 to 85 UC2706DW UC2706J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -40 to 85 UC2706J UC2706N ACTIVE PDIP N 16 25 Green (RoHS UC3706DW ACTIVE SOIC DW 16 40 Green (RoHS UC3706DWG4 ACTIVE SOIC DW 16 40 Green (RoHS UC3706DWTR ACTIVE SOIC DW 16 2000 Green (RoHS UC3706DWTRG4 ACTIVE SOIC DW 16 2000 Green (RoHS UC3706N ACTIVE PDIP N 16 25 Green (RoHS UC3706NG4 ACTIVE PDIP N 16 25 Green (RoHS CU NIPDAU Call TI N / A for Pkg Type -40 to 85 UC2706N CU NIPDAU evel-2-260c-1 YEAR 0 to 70 UC3706DW CU NIPDAU evel-2-260c-1 YEAR 0 to 70 UC3706DW CU NIPDAU evel-2-260c-1 YEAR 0 to 70 UC3706DW CU NIPDAU evel-2-260c-1 YEAR 0 to 70 UC3706DW CU NIPDAU Call TI N / A for Pkg Type 0 to 70 UC3706N Call TI N / A for Pkg Type 0 to 70 UC3706N (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. IFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOETE: TI has discontinued the production of the device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 8-Apr-2018 (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MS, Peak Temp. - The Moisture Sensitivity evel rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) ead/ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. ead/ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUAIFIED VERSIONS OF UC1706, UC2706, UC2706M, UC3706 : Catalog: UC3706, UC2706 Military: UC2706M, UC1706 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QM certified for Military and Defense Applications Addendum-Page 2

PACKAGE MATERIAS INFORMATION www.ti.com 15-Jan-2014 TAPE AND REE INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter Reel Width W1 A0 B0 K0 P1 W Pin1 Quadrant UC3706DWTR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIAS INFORMATION www.ti.com 15-Jan-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ ength Width Height UC3706DWTR SOIC DW 16 2000 367.0 367.0 38.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER ICENSE, EXPRESS OR IMPIED, BY ESTOPPE OR OTHERWISE TO ANY OTHER TI INTEECTUA PROPERTY RIGHT, AND NO ICENSE TO ANY TECHNOOGY OR INTEECTUA PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH A FAUTS. TI DISCAIMS A OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPIED, REGARDING RESOURCES OR USE THEREOF, INCUDING BUT NOT IMITED TO ACCURACY OR COMPETENESS, TITE, ANY EPIDEMIC FAIURE WARRANTY AND ANY IMPIED WARRANTIES OF MERCHANTABIITY, FITNESS FOR A PARTICUAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTEECTUA PROPERTY RIGHTS. TI SHA NOT BE IABE FOR AND SHA NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CAIM, INCUDING BUT NOT IMITED TO ANY INFRINGEMENT CAIM THAT REATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHA TI BE IABE FOR ANY ACTUA, DIRECT, SPECIA, COATERA, INDIRECT, PUNITIVE, INCIDENTA, CONSEQUENTIA OR EXEMPARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBIITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. ife-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated