The CHIME Pathfinder and Correlator. Matt Dobbs for the CHIME Collaboration

Similar documents
SKA-LTIUM Altium Live Summit 2017

Telescope Concepts for Very Large Arrays. John D Bunton Workshop on Novel Telescopes for 21cm Cosmology June 2011

Getting Started with the LabVIEW Sound and Vibration Toolkit

BEAMFORMING AND CALIBRATION ARCHITECTURES USING THE CASPER SYSTEM

Understanding Sampling rate vs Data rate. Decimation (DDC) and Interpolation (DUC) Concepts

EXOSTIV TM. Frédéric Leens, CEO

ni.com Digital Signal Processing for Every Application

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS

Please feel free to download the Demo application software from analogarts.com to help you follow this seminar.

PrepSKA WP2 Meeting Software and Computing. Duncan Hall 2011-October-19

MCP Signal Extraction and Timing Studies. Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010

Development of beam-collision feedback systems for future lepton colliders. John Adams Institute for Accelerator Science, Oxford University

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

CASPER Workshop. Tutorial 4: Wideband Pocket Correlator

Spectrum Analyser Basics

Low Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017

Front End Electronics

An FPGA Based Solution for Testing Legacy Video Displays

Prospect and Plan for IRS3B Readout

Status of readout electronic design in MOST1

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

Feedback Control of SPS E-Cloud/TMCI Instabilities

ADF-2 Production Readiness Review

SVT DAQ. Per Hansson Adrian HPS Collaboration Meeting 10/27/2015

Practical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing

SPS BPM system renovation. Roadmap & Milestones

Zebra2 (PandA) Functionality and Development. Isa Uzun and Tom Cobb

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

AR SWORD Digital Receiver EXciter (DREX)

A TARGET-based camera for CTA

NanoGiant Oscilloscope/Function-Generator Program. Getting Started

Design and Implementation of an AHB VGA Peripheral

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

DRS Application Note. Integrated VXS SIGINT Digital Receiver/Processor. Technology White Paper. cwcembedded.com

Front End Electronics

MFAA Array Prototypes

Zynq platform and related instruments

Field Programmable Gate Arrays (FPGAs)

Oscilloscopes, logic analyzers ScopeLogicDAQ

LMH0340/LMH0341 SerDes EVK User Guide

Choosing an Oscilloscope

Nutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.

mmwave Radar Sensor Auto Radar Apps Webinar: Vehicle Occupancy Detection

LLRF at SSRF. Yubin Zhao

Massive MIMO Eight things to consider when testing antenna arrays

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Techniques for Extending Real-Time Oscilloscope Bandwidth

Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC

PROJECT DESCRIPTION. Project Name. Broader Impact. Real Time Simulator for ILC RF and CryoModules

Update on DAQ for 12 GeV Hall C

RDBE: 2 nd Generation VLBI Digital Backend System. Alan Whitney MIT Haystack Observatory

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

FPGA Development for Radar, Radio-Astronomy and Communications

What s New in Raven May 2006 This document briefly summarizes the new features that have been added to Raven since the release of Raven

What to look for when choosing an oscilloscope

Sérgio Rodrigo Marques

ATCA-based LLRF System for XFEL

L11/12: Reconfigurable Logic Architectures

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

ESE534: Computer Organization. Today. Image Processing. Retiming Demand. Preclass 2. Preclass 2. Retiming Demand. Day 21: April 14, 2014 Retiming

RF Technology for 5G mmwave Radios

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

Be ahead in 5G. Turn visions into reality.

S op o e p C on o t n rol o s L arni n n i g n g O bj b e j ctiv i e v s

Modular Block Converter Systems

Signal Stability Analyser

Understanding and Calculating Probability of Intercept

Antenna system Status & progress report

High Performance Raster Scan Displays

The AuroraScience Project

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

COMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM

Beam Position Monitor Developments at PSI

A Proof of Concept - Challenges of testing high-speed interface on wafer at lower cost

Trigger Cost & Schedule

Inside Digital Design Accompany Lab Manual

Lab # 9 VGA Controller

L12: Reconfigurable Logic Architectures

RF considerations for SwissFEL

First evaluation of the prototype 19-modules camera for the Large Size Telescope of the CTA

Prototyping Solutions For New Wireless Standards

Intra-train Longitudinal Feedback for Beam Stabilization at FLASH

M598. Radeon E8860 (Adelaar) Video & Graphics PMC. Aitech

Silicon PhotoMultiplier Kits

Realizing Waveform Characteristics up to a Digitizer s Full Bandwidth Increasing the effective sampling rate when measuring repetitive signals

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

About... D 3 Technology TM.

5G New Radio Technology and Performance. Amitava Ghosh Nokia Bell Labs July 20 th, 2017

Technical Article MS-2714

Logic Analysis Basics

Terahertz focal plane arrays for astrophysics and remote sensing

Benchtop Portability with ATE Performance

Logic Analysis Basics

The hybrid photon detectors for the LHCb-RICH counters

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

Commissioning and Initial Performance of the Belle II itop PID Subdetector

CMS Conference Report

Data Converters and DSPs Getting Closer to Sensors

Transcription:

The CHIME Pathfinder and Correlator Matt Dobbs for the CHIME Collaboration

Intense Competitive Sports Atmosphere in BC Bridge tournament taking place this week at the Days Inn, Penticton. Matt.Dobbs@McGill.ca, DRAO 2011 2

Cosmic Sound Start: z=0.01 End: z=0.62 Simulation Video: Nick Gnedin & Dave McGinnis (Fermilab), Matt.Dobbs@McGill.ca, DRAO 2011 3

Pathfinder ADC ADC ADC Cartoon: 1 cylinder with 12 feeds summed into 3 digitizers. Pathfinder will have 64 feeds x 2 pol x 2 cylinders. Matt.Dobbs@McGill.ca, DRAO 2011 6

Single Dish vs. Interferometer vs. CRT ( 50K) 0.3 o ( 0.3 o ) 2 Size = (100m) 2 = 0.5m T Feed = 50K 100m 0.6 o ( 4 50K) ( 2 0.3 o ) 2 Matt.Dobbs@McGill.ca, DRAO 2011 7

Matt.Dobbs@McGill.ca, DRAO 2011 9

Aliasing & Fringe Stopping (for non-equatorial CRT) each lobe fringe-stops at a different rate. Matt.Dobbs@McGill.ca, DRAO 2011 10

tile Matt.Dobbs@McGill.ca, DRAO 2011 11

Matt.Dobbs@McGill.ca, DRAO 2011 12

Matt.Dobbs@McGill.ca, DRAO 2011 13

Analog Beam Forming Cannot adjust (G, ) after-the-fact. Initial calibration/stability essential. just one beam per digitizer Adjusting phase steers the beam 1 Digitizer per Feed FFT correlated: cannot adust (G, ) after-the-fact N 2 correlated: can calibrate offline Hybrid Trades FLOPS for ease-of-calibration (money for robustness) Large scales: cannot adust (G, ) after-the-fact Small scales, FFT correlated: dito. Small scales N 2 correlated: can calibrate offline. For fixed N digitizer (=cost) allows to trade survey area for angular resolution Time hydrid (not shown, applies to middle & bottom) Can N 2 correlate for a small fraction of time or frequency-bandwidth, and use this to correct (G, ) for FFT correlation. Matt.Dobbs@McGill.ca, DRAO 2011 14

->-------x Hybrid Can also N 2 correlate specific pairs, like each feed with a pseudorandom source. Provides time-stability calibration for gain, phase creating a static beams. Matt.Dobbs@McGill.ca, DRAO 2011 15

Beam Forming One Feed Beam pattern of one feed (Analog) Sum feeds to shape beam, increase sensitivity Equivalent to throwing away all but one digitally formed beam Cost saving anti-aliasing measure. Can choose deep (north) vs wide (equatorial). 8 Feeds Summed (Digital) beam forming, divides beams into several One Channel from 16 Digitizer Beam Former (This example, 128 feeds, 16 digitizers, w=16m cylinder) Plots From Dave McGinnis simulation code, Fermilab Matt.Dobbs@McGill.ca, DRAO 2011 16

McGinnis Sim Code, Fermilab (this sim: two 8x25m cylinders with 64 feeds integrating for 3 years, showing just one frequency slice) Matt.Dobbs@McGill.ca, DRAO 2011 18

Pathfinder Forecast Plot: Kiyoshi Masui Matt.Dobbs@McGill.ca, DRAO 2011 19

Baselines Uniform feed spacing: Unique feed spacing for each cylinder: 16 feeds across 40m Matt.Dobbs@McGill.ca, DRAO 2011 20

Tool Kit Angular resolution requirement determines collecting area: 100m x 100m for BAO at z=3 Cost drives # of digitizer channels. # feeds to sum into a single digitizer Trades off survey speed (wide) for cost Steering primary beam north (south) trades deep for wide. Can choose between FFT beamforming Full N 2 correlation Trades cost (compute power) for calibration robustness. Can do full N 2 for fraction of time or bandwidth. Matt.Dobbs@McGill.ca, DRAO 2011 21

CHIME Dataflow Matt.Dobbs@McGill.ca, DRAO 2011 26

Channelizer/Beamformer/Correlator Digitize Analog Signals Channelize (FFT in time) Assemble data from each frequency bin in one place FFT Beam-form along cylinder Correlate between cylinders Or do the full N 2, if cost permits. Matt.Dobbs@McGill.ca, DRAO 2011 30

Networking (similar to ASKAP implementation) Example using DRAO Kermode FPGA board, with ATCA backplane Data assembled in 3 hops Uses low-cost integrated FPGA transceivers Can be implemented with low-cost FPGA demo boards with PCIe backplane for CHIME Pathfinder Matt.Dobbs@McGill.ca, DRAO 2011 31

Digitizer/Channelizer/Beamformer Digitizer hardware being constructed now at McGill. Firmware under test for Channelizer, networking. Matt.Dobbs@McGill.ca, DRAO 2011 32

Cost of the full N 2 Correlation Full CHIME ~ 5 Cyl, 256 dual pol feeds per cyl 2560 Digitized Signals to Correlate. 2560 2 400 ch at 1 MHz 4 COMPLEX 400 MHz = 5243 TFLOP 2 John referred to this scenario simply as ouch yesterday. GPU Radeon 6990 (Available Yesterday, sitting in Siever s desktop today) ~5 TFLOP / $1K / 400W 2 FLOP = 1 multiply + 1 addition 2000 GPU boards, $2M cost, $0.7M/year electricity. Pathfinder ~ 2 Cyl, 64 dual pol feeds per cyl 256 2 2 4 COMPLEX 400 ch at 1 MHz 400 MHz = 52.4 TFLOP 20 GPU boards, $20K cost, $7K/year electricity. Matt.Dobbs@McGill.ca, DRAO 2011 33

CHIME Digitizer Boards (with J-F Cliche, Adam Gilbert) 8 Channels at 1.2 GSPS 24 GBPS IO Standard FMC interface, Mates to DRAO Kermode board Xilinx V6 Demo Boards Use Casper and inhouse firmware Matt.Dobbs@McGill.ca, DRAO 2011 34

Summary Cylinders are a flexible medium for instrument design especially if the Fourier modes of your signal are confined, as is the case for the BAO. CHIME Pathfinder: 2 cylinder instrument to demonstrate CRT concepts, with a good short at providing first Hydrogen Intensity mapping probe of BAO. Prototyping systems now. Matt.Dobbs@McGill.ca, DRAO 2011 35