Vorne Industries. 2000B Series Buffered Display Users Manual Industrial Drive Itasca, IL (630) Telefax (630)

Similar documents
Vorne Industries. 87/719 Analog Input Module User's Manual Industrial Drive Itasca, IL (630) Telefax (630)

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

VFD Driver/Controller IC

Special circuit for LED drive control TM1638

APPLICATION NOTE VACUUM FLUORESCENT DISPLAY MODULE

AN-605 APPLICATION NOTE

Programmer s Reference

Scans and encodes up to a 64-key keyboard. DB 1 DB 2 DB 3 DB 4 DB 5 DB 6 DB 7 V SS. display information.

HT9B92 RAM Mapping 36 4 LCD Driver

SignalTap Plus System Analyzer

PRODUCT MANUAL. Product Description. Waterproof 4 Channel DMX to RGB-W LED Controller

APPLICATION NOTE VACUUM FLUORESCENT DISPLAY MODULE

Revision 1.2d

FEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC

16 Stage Bi-Directional LED Sequencer

IMS B007 A transputer based graphics board

EE292: Fundamentals of ECE

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Operating instructions Electronic preset counter Type series 717

SMPTE-259M/DVB-ASI Scrambler/Controller

深圳市天微电子有限公司 LED DRIVER

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

ABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302. Data Sheet (Ver. 1.20)

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

FEATURES APPLICATIONS BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Asynchronous counters

ORDERING Page 6 BASLER RELAY STANDARDS, DIMENSIONS, ACCESSORIES Request bulletin SDA

VFD Driver/Controller IC

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387

TV Character Generator

BE3-GPR GENERATOR PROTECTIVE RELAY

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

ABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102. Data Sheet (Ver. 1.21)

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

LCD display module. graphic 122x32 dots

Laboratory Exercise 4

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

LCD display module. graphic 61x16 dots

Ocean Sensor Systems, Inc. Wave Staff, OSSI F, Water Level Sensor With 0-5V, RS232 & Alarm Outputs, 1 to 20 Meter Staff

Dimming actuators GDA-4K KNX GDA-8K KNX

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Burlington County College INSTRUCTION GUIDE. for the. Hewlett Packard. FUNCTION GENERATOR Model #33120A. and. Tektronix

16-BIT LOAD CELL/DUAL STATUS INPUT

FLIP-FLOPS AND RELATED DEVICES

MBI5050 Application Note

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

ORDERING Page 6 STANDARDS, DIMENSIONS and ACCESSORIES Request bulletin SDA

Logic Devices for Interfacing, The 8085 MPU Lecture 4

IT T35 Digital system desigm y - ii /s - iii

L, LTC, LTM, LT are registered trademarks of Linear Technology Corporation. Other product

Weekly Timer. Mounting track 50 cm (1.64 ft) length PFP-50N 1 m (3.28 ft) length PFP-100N

Instruction manual for 5024 Weighing Terminal

Troubleshooting. 1. Symptom: Status indicator (Red LED) on SSR is constant on. 2. Symptom: Output indicator (Yellow LED) on SSR is flashing.

DCB mk 3. professional bi-directional MIDI to DCB converter. Operating manual

INPUT OUTPUT GAIN DELAY. Hue Candela Strobe Controller. Hue Candela s STROBE CONTROLLER. Front Panel Actual Size 7 ¼ By 4 ¾ POWER. msec SEC 10 1.

Extra long-range RFID (proximity) card reader

Interfacing the TLC5510 Analog-to-Digital Converter to the

Ocean Sensor Systems, Inc. Wave Staff III, OSSI With 0-5V & RS232 Output and A Self Grounding Coaxial Staff

LAX_x Logic Analyzer

Chapter 5 Flip-Flops and Related Devices

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER

ASYNCHRONOUS COUNTER CIRCUITS

imso-104 Manual Revised August 5, 2011

DS2176 T1 Receive Buffer

Experiment # 4 Counters and Logic Analyzer

LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS

1. Synopsis: 2. Description of the Circuit:

V DD V DD V CC V GH- V EE

Chapter 4: One-Shots, Counters, and Clocks

MBI5152 Application Note

Chapter 9 MSI Logic Circuits

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

LM16X21A Dot Matrix LCD Unit

AZ DISPLAYS, INC. Complete LCD Solutions. AGM6448V Series LCD Module AGM6448V. Without. Without. 495 g(approx.) CXA-L0612-VMR (TDK) MIN -0.

FM25F01 1M-BIT SERIAL FLASH MEMORY

Projection Display. Serial Interface Specification

IV 251. Signal Converter SSI Analogue and SSI Serial. Operating Instructions. control motion interface

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

MONITOR POWER Shiloh Road Alpharetta, Georgia (770) FAX (770) Toll Free

VOLTMETER, DIGITAL MODEL 2340 (NSN ) GENERAL MICROWAVE CORP.

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C

EECS 140 Laboratory Exercise 7 PLD Programming

Part No. ENC-LAB01 Users Manual Introduction EncoderLAB

DOT MATRIX PRINTER MECHANICAL CONTROL LSI FOR DP910 SERIES MODEL CBM-909PC SERIES

WINTER 14 EXAMINATION

Special Applications Modules

LAB #6 State Machine, Decoder, Buffer/Driver and Seven Segment Display

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

XTAL Bank DDS Version 0.02 Sept Preliminary, highly likely to contain numerous errors

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

Thiscontrolerdatasheetwasdownloadedfrom htp:/ HD66750S

Dimming actuators of the FIX series DM 4-2 T, DM 8-2 T

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

Eng. Mohammed Samara. Fall The Islamic University of Gaza. Faculty of Engineering. Computer Engineering Department

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

IV 251. Signal Converter SSI => Analogue and SSI => Serial. Operating Instructions. control motion interface

Transcription:

Vorne Industries 2000B Series Buffered Display Users Manual 1445 Industrial Drive Itasca, IL 60141849 (60) 875600 elefax (60) 875609

Page 2 2000B Series Buffered Display

2000B Series Buffered Display Release 11 able Of Contents 1 INRODUCION 11 General Introduction 4 12 Structure Of Manual 4 2 HARDWARE INERFACE O HE BUFFERED DISPLAY 21 Electrical Characteristics 5 22 Schmitt rigger Inputs 5 2 Wiring Diagrams 6 24 Operation Summary 7 25 Serial Interface 7 26 Parallel Interface 9 SOFWARE INERFACE O HE BUFFERED DISPLAY 1 heory Of Operation 10 2 Software Commands 10 PowerOn Reset 14 4 APPENDIX Character Set 15 2000B Series Buffered Display Page

1 INRODUCION 11 General Introduction he Vorne 2000 series alpha numeric buffered display is a single board module which combines a 20 character (dot matrix) vacuum fluorescent display tube, voltage converter and display controller in one package to provide a complete and simple to use buffered display system Only one 5 volt source is required, and the internal display controller executes all timing, control, refresh and character generation functions A full ASCII set of 128 characters is supported by the display controller he buffered display easily interfaces to any host processor which can provide data (8 bit control or character words) in the specified series or parallel 8 bit format Control words allow adjustment of various display parameters (brightness, refresh rate, etc) and the implementation of features such as scrolled messages, a blinking cursor, etc he display characters have a wide viewing angle and are a bright blue green color (filterable to blue, green, red or yellow) 12 Structure of Manual his manual is split into two sections he first section describes the hardware interface to the buffered display and includes electrical characteristics, timing requirements, and wiring diagrams he second section describes the software interface to the display how to load characters, utilize control parameters, initialize the display controller, etc Page 4 2000B Series Buffered Display

2 HARDWARE INERFACE O HE BUFFERED DISPLAY 21 Electrical Characteristics he input lines to the buffered display consist of: 1) Supply voltages (either 5 Volt DC, 100 Volt DC or 120 Volt AC) 2) POR (Power on reset) ) LD (Data load strobe) 4) D0D7 (8 bit data port) he current and power requirements (maximum) necessary to operate the buffered display are listed below, for the 5 volt DC, 100 volt DC and 120 volt AC versions MODEL 5 VOL DC + 5% 100 VOL DC 120 VOL AC + 15% 2005B 275 Milliamps 14050 Milliamps 5 VoltAmps 2009B 460 Milliamps 2080 Milliamps 10 VoltAmps 2015B 1000 Milliamps 500170 Milliamps 15 VoltAmps All other lines (POR, LD, D0D7) respond to logic levels with the voltage characteristics listed below: SAE MIN MAX Logic 0 10 Volts 08 Volts Logic 1 8 Volts 5 Volts 22 Schmitt rigger Inputs In applications where the host processor is located more than a few inches away from the buffered display there is the potential for transients and electrical noise to interfere with normal operation of the display In applications where electrical noise is a potential problem, it is recommended that the optional Schmitt trigger input board be used to interface the buffer display with the host processor he only operational difference resulting from using this board is that timing requirements are slightly different as RC filtering is used to further eliminate electrical transients he timing charts show timing value differences for operation with the Schmitt trigger input board 2000B Series Buffered Display Page 5

2 Wiring Diagrams Depending on the particular options chosen for the buffered display, one of five wiring diagrams needs to be referenced All three sizes of the buffered display have the exact same wiring Options that affect wiring are the input voltage chosen (5 volt DC, 100 volt DC or 120 volt AC), whether or not a case is provided (case models are wired via 2 electrovert terminal strips; other models through a 14 position, single row, 1 inch center, 025 square male pins), and whether the input is direct or through a Schmitt trigger board All possible variations and their respective wiring diagrams are shown below erminal and pin designations are consistent throughout the series SUPPLY VOLAGE HOUSING INPU YPE WIRING DIAGRAM 5 Volt DC No case Direct Figure 1A 5 Volt DC No case Schmitt trigger Figure 1B 5 Volt DC Panel mount case Direct Figure 2A 5 Volt DC Panel mount case Schmitt trigger Figure 2A 100 Volt DC Panel mount case Direct Figure 2B 100 Volt DC Panel mount case Schmitt trigger Figure 2B 120 Volt AC Panel mount case Direct Figure 2C 120 Volt AC Panel mount case Schmitt trigger Figure 2C Figure 1A 5VDC Direct Input No Case Buffer Display Board Component Side Molex StraightPin Header 14 1 12 11 10 9 8 7 6 5 4 2 1 Connections 1) 2) ) 4) 5) 6) 7) 8) 9) 10) 11) 12) 1) 14) +5VDC IN GND IN NC NC POR LD D0 D1 D2 D D4 D5 D6 D7 Figure 1B 5VDC Schmitt rigger Input No Case Molex StraightPin Header Schmitt rigger Board Component Side 1 2 4 5 6 7 8 9 10 11 12 1 14 Connections 1) 2) ) 4) 5) 6) 7) 8) 9) 10) 11) 12) 1) 14) +5VDC IN GND IN NC NC POR LD D0 D1 D2 D D4 D5 D6 D7 Page 6 2000B Series Buffered Display

Figure 2A 5VDC Panel Mount Case DC GND +5V IN EARH GND DC GND +5V OU NC NC NC NC POR LD D0 D1 D2 D D4 D5 D6 D7 A B C 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 Figure 2C 120VAC Panel Mount Case 120 VAC 120 VAC EARH GND DC GND +5V OU NC NC NC NC POR LD D0 D1 D2 D D4 D5 D6 D7 A B C 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 Figure 2B 100VDC Panel Mount Case DC GND 100VDC IN EARH GND DC GND +5V OU NC NC NC NC POR LD D0 D1 D2 D D4 D5 D6 D7 A B C 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 24 Operation Summary he power on reset (POR) line initializes the internal circuits of the display controller, and sets various software and hardware controlled parameters to initial states (see power on reset in section ) he data load strobe (LD) informs the display controller that a new control or character word is ready to be loaded he 8 bit data port (D0 D7) can function in a parallel mode (using all 8 data lines) or a serial mode (using D0 as the data line and D1 as a serial clock) 25 Serial Interface In serial mode only lines D0 and D1 of the data port are used D0 is the data line and D1 is the serial clock he display controller uses an internal shift register to accumulate 8 bits of information (a full word) Data must be input MSB (most significant bit) down to LSB When eight bits have been shifted in, the LD line is strobed to load the data iming waveforms for serial interface are shown in Figure A When power is first applied to the display, or the POR line is strobed, the display is initially set to the serial mode he parallel mode is activated by toggling any of the lines D2 D7, when the buffered display is used exclusively in the serial mode these lines should be tied to ground 2000B Series Buffered Display Page 7

SCON SCCYS SCOFF D1 (SERIAL CLOCK) SL LDON LS LDOFF LD SCSEUP SCHOLD LDCYC D0 (DAA) Figure A Serial Interface iming Waveforms SCHMI RIGGER DIREC 2 2 µs < SCCYS 1 1 µs < SCON < 20 µs 1 1 µs < SCOFF 1 1 µs < SCSEUP 1 1 µs < SCHOLD 50 1 µs < LDON 50 40 µs < LDOFF 100 60 µs < LDCYC 1 1 µs < LS 1 1 µs < SL Page 8 2000B Series Buffered Display

26 Parallel Interface In parallel mode the entire 8 line data port (D0 D7) is used to receive data he most significant bit of this port is D7; the least significant bit is D0 When the LD line is strobed, data on the port will be loaded into the display controller iming waveforms for parallel interface are shown in Figure B When power is applied to the display, or the POR line is strobed, the display is initially set to the serial mode o activate the parallel mode, it is necessary as part of an initialization procedure to toggle any or all of the lines D2 D7 After this has been done, the display will be in the parallel mode until a new POR LDON LDCYC LDOFF LD LDSEUP LDHOLD D0D7 Figure B Parallel Interface iming Waveforms SCHMI RIGGER DIREC 50 40 µs < LDOFF 50 1 µs < LDON 0 0 µs < LDSEUP 1 1 µs < LDHOLD 100 60 µs < LDCYC 2000B Series Buffered Display Page 9

SOFWARE INERFACE O HE BUFFERED DISPLAY 1 heory of Operation he display controller maintains a twenty character display buffer, the contents of which are continually displayed on the VFD tube o stop the display process it is necessary to apply a signal to the POR line (10 millisecond minimum duration low, followed by 10 millisecond high; then hold high until the next POR) After POR the display controller will accept all commands, but will not display anything until a special control word is input (the start refresh command), which begins the display refresh cycle In summary, the display tube will always reflect the contents of the display buffer except for the interval between a POR (power on reset) and a start refresh command (software command control word 0E Hex) 2 Software Commands wo types of data can be loaded through the data port he first is character data, specified by the standard seven bit ASCII code (reproduced in the Appendix) he eighth (MSB) bit is also used as a control bit to enable blanking or inverse video display of flagged characters (as is described below) he second type of data used is control words Control commands are loaded as a sequence of two words he first is always 01 which is the control prefix specifying that the next data is to be interpreted as a control command, which will fall under one of the following catagories: 1) Setting the display mode 2) Setting the digit counter ) Setting the buffer pointer register 4) Setting the digit time 5) Setting the duty cycle 6) Starting the display refresh cycle Control Word Assignments Hex Value 01 05 06 07 08 09 0A 0E 407F 8194 C0D Function Load 01 Set digit time to 16 cycles per grid Set digit time to 2 cycles per grid Set digit time to 64 cycles per grid Enable Normal Display Mode (MSB in data words is ignored) Enable Blank Mode (data words with MSB = 1 will be blanked) Enable Inverse Mode (data words with MSB = 1 will be inverted) Start Display Refresh Cycle (use only once after reset) Load Duty Cycle Register Load Digit Counter Load Buffer Pointer Register ABLE 1 Page 10 2000B Series Buffered Display

1) SEING HE DISPLAY MODE COMMAND FUNCION 08 Hex Enable normal display mode (MSB in character words is ignored) 09 Hex Enable blank mode (character words with MSB=1 will be blanked) 0A Hex Enable inverse mode (character words with MSB=1 will be inversed ) Only seven bits are necessary to represent a full ASCII set of 128 characters he eighth (most significant) bit of character words is used, however, to signify special treatment of characters under certain conditions he display can be selected for three different modes (normal, blank and inverse) through control words 08 0A Hex When in the normal display mode, all characters in the display buffer are displayed without modification (the eighth bit is ignored) When in the blank display mode, all characters with an MSB (most significant bit) of one are blanked (not displayed) When in the inverse mode, all characters with an MSB of one are displayed in an inverse video type format 2) SEING HE DIGI COUNER COMMAND FUNCION 8194 Hex Set Digit Counter See ABLE 2 he digit counter defines the number of character positions to be displayed Note that although this would normally be set at twenty (for the twenty characters of the VFD tube) it is possible to set it to a lesser number in order to use a smaller area of the display (eg 10 characters) he displayed portion will always begin with the first character of the left side of the display tube (the most significant character) Load Digit Counter Codes Code 81 82 8 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 9 94 No of Grids Controlled 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 17 18 19 20 ABLE 2 2000B Series Buffered Display Page 11

) SEING HE BUFFER POINER REGISER COMMAND FUNCION C0D Hex Set Buffer Pointer Register See ABLE he buffer pointer register holds the current value of the buffer pointer After each character is loaded, the buffer pointer register is automatically incremented and points to the next character position; thus, an entire string of 20 characters can be sequentially loaded by merely loading the 20 ASCII character codes When the buffer pointer is equal in value to the digit counter, it automatically resets to character position 1 (the most significant or leftmost character when viewing the display) he buffer pointer register can be directly set to any of the twenty character positions by utilizing the Set Buffer Pointer Register commands his allows complete random access to the entire display buffer Duty Cycle Control Codes Code 40 41 42 4 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 Digit ime=16 Digit ime=2 Digit ime=64 On Off On Off On Off 1 2 4 5 6 7 8 9 10 11 12 1 1 1 1 16 16 16 15 14 1 12 11 10 9 8 7 6 5 4 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 2 2 2 1 0 29 28 27 26 25 24 2 22 21 20 19 18 17 16 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 64 64 64 6 62 61 60 59 58 57 56 55 54 5 52 51 50 49 48 5D 5E 5F 60 27 28 29 29 29 5 4 27 28 29 0 1 2 7 6 5 4 2 7C 7D 7E 7F 58 59 60 61 6 5 4 ABLE 4) SEING HE DIGI IME COMMAND FUNCION 05 Hex Set digit time to 16 cycles per character 06 Hex Set digit time to 2 cycles per character 07 Hex Set digit time to 64 cycles per character he digit time codes set the time alloted for each character during the refresh cycle he default setting after a poweron reset is 64 cycles per character Under conditions where the display may be subjected to quick movements during viewing, it may be necessary to increase the refresh rate by selecting 16 or 2 cycles per grid, with the appropriate control code Page 12 2000B Series Buffered Display

5) SEING HE DUY CYCLE COMMAND FUNCION 407F Hex Set Duty Cycle See ABLE 4 Control codes 407F Hex offer different duty cycle combinations Note that the duty cycle is dependent on the digit time value chosen In all cases control words 4042 turn the display off hus, duty cycle settings can be used to turn the entire display on and off Control over the duty cycle also allows user variation of the display brightness he larger the on time, the brighter the display will be Load Buffer Pointer Codes Code Value C0 C1 C2 C C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D Character Position 1 2 4 5 6 7 8 9 10 11 12 1 14 15 16 17 18 19 20 ABLE 4 2000B Series Buffered Display Page 1

6) SARING HE DISPLAY REFRESH CYCLE COMMAND 0E Hex FUNCION Start Display Refresh Cycle After a POR (power on reset) the display controller will remain in an internal hold mode, not driving the VFD tube until the start display refresh cycle command code is applied While on internal hold, control words can be loaded and the data buffer can be filled Since there is no display driving, no garbage will be seen on the display tube Display driving begins only after the control word for the start display refresh cycle has been loaded, and will continue until a new POR or loss of power Poweron Reset o stop the display process it is necessary to apply a signal to the POR line (10 millisecond minimum duration low, followed by 10 millisecond high; then hold high until the next POR) After POR the display controller will accept all commands, but will not display anything until a special control word is input, which begins the display refresh cycle Strobing the POR line also initializes the internal circuits of the display controller, and sets various software controlled parameters to the following initial states 1) he VFD tube is held off 2) Duty cycle is set to 0 (Code 40 Hex) ) he digit counter is set to zero 4)he buffer pointer is set to character position1 (Code C0 Hex) 5) Digit time is set to 64 (Code 07 Hex) 6) he Normal display mode is set (Code 08 Hex) 7) he display is set to accept serial input Page 14 2000B Series Buffered Display

4 APPENDIX Character Set 00h * 01h 02h 0h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 1h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 2h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 0h 1h 2h h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh 40h 41h 42h 4h 44h 45h 46h 47h 48h 49h 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h 51h 52h 5h 54h 55h 56h 57h 58h 59h 5Ah 5Bh 5Ch 5Dh 5Eh 5Fh 60h 61h 62h 6h 64h 65h 66h 67h 68h 69h 6Ah 6Bh 6Ch 6Dh 6Eh 6Fh 70h 71h 72h 7h 74h 75h 76h 77h 78h 79h 7Ah 7Bh 7Ch 7Dh 7Eh 7Fh * Since the value 01 hex represents both a command prefix and a character pattern, the sequence 01 01 loads the character pattern for 01 into the data buffer 2000B Series Buffered Display Page 15

Vorne Industries Incorporated 1445 Industrial Drive Itasca, IL 60141849 el: (60) 875600 Fax: (60) 875609 P0011R04