Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Similar documents
Suverna Sengar 1, Partha Pratim Bhattacharya 2

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Design on CIC interpolator in Model Simulator

A review on the design and improvement techniques of comb filters

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

DDC and DUC Filters in SDR platforms

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

Design & Simulation of 128x Interpolator Filter

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

Design of Multistage Decimation Filters Using Cyclotomic Polynomials: Optimization and Design Issues Massimiliano Laddomada, Member, IEEE

A Parallel Area Delay Efficient Interpolation Filter Architecture

Multirate Digital Signal Processing

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY

Efficient Implementation of Multi Stage SQRT Carry Select Adder

Design And Implimentation Of Modified Sqrt Carry Select Adder On FPGA

Experiment 2: Sampling and Quantization

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency

FPGA Realization of Farrow Structure for Sampling Rate Change

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Implementation of Low Power and Area Efficient Carry Select Adder

Implementation of High Speed Adder using DLATCH

FPGA Hardware Resource Specific Optimal Design for FIR Filters

Journal of Theoretical and Applied Information Technology 20 th July Vol. 65 No JATIT & LLS. All rights reserved.

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

Design of Carry Select Adder using Binary to Excess-3 Converter in VHDL

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

THE USE OF forward error correction (FEC) in optical networks

A MULTIPLIERLESS RECONFIGURABLE RESIZER FOR MULTI-WINDOW IMAGE DISPLAY

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

EMBEDDED ZEROTREE WAVELET CODING WITH JOINT HUFFMAN AND ARITHMETIC CODING

ISSN:

PAPER Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems

VLSI System Testing. BIST Motivation

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

Towards More Efficient DSP Implementations: An Analysis into the Sources of Error in DSP Design

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application

Designing Fir Filter Using Modified Look up Table Multiplier

LUT Optimization for Memory Based Computation using Modified OMS Technique

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Adaptive Fir Filter with Optimised Area and Power using Modified Inner-Product Block

Memory efficient Distributed architecture LUT Design using Unified Architecture

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

Implementation of Area Efficient Memory-Based FIR Digital Filter Using LUT-Multiplier

Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters

Research Article Low Power 256-bit Modified Carry Select Adder

DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC

Low Power Different Sense Amplifier Based Flip-flop Configurations implemented using GDI Technique

A High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

Distributed Arithmetic Unit Design for Fir Filter

CHAPTER 3 SEPARATION OF CONDUCTED EMI

Hardware Implementation of Viterbi Decoder for Wireless Applications

An FPGA Implementation of Shift Register Using Pulsed Latches

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Chapter 3. Basic Techniques for Speech & Audio Enhancement

Design and Simulation of Modified Alum Based On Glut

Design of Memory Based Implementation Using LUT Multiplier

Rounding Considerations SDTV-HDTV YCbCr Transforms 4:4:4 to 4:2:2 YCbCr Conversion

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Appendix D. UW DigiScope User s Manual. Willis J. Tompkins and Annie Foong

Multirate Signal Processing: Graphical Representation & Comparison of Decimation & Interpolation Identities using MATLAB

An MFA Binary Counter for Low Power Application

Design and Implementation of LUT Optimization DSP Techniques

LogiCORE IP CIC Compiler v2.0

IN DIGITAL transmission systems, there are always scramblers

Novel Low Power and Low Transistor Count Flip-Flop Design with. High Performance

EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

Fault Detection And Correction Using MLD For Memory Applications

Reduction of Area and Power of Shift Register Using Pulsed Latches

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

DESIGN OF LOW POWER TEST PATTERN GENERATOR

SDR Implementation of Convolutional Encoder and Viterbi Decoder

ALONG with the progressive device scaling, semiconductor

RECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)

Sensor Development for the imote2 Smart Sensor Platform

An Lut Adaptive Filter Using DA

OMS Based LUT Optimization

128 BIT MODIFIED CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER

Designing Filters with the AD6620 Greensboro, NC

Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques

Doubletalk Detection

Design of a Low Power and Area Efficient Flip Flop With Embedded Logic Module

Region Adaptive Unsharp Masking based DCT Interpolation for Efficient Video Intra Frame Up-sampling

Digital Representation

Clock Jitter Cancelation in Coherent Data Converter Testing

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis

Guidance For Scrambling Data Signals For EMC Compliance

International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013

Transcription:

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters 1Sweta Soni, 2Zoonubiya Ali PG Student/M.Tech VLSI and Embedded System Design, Professor/Department of ECE DIMAT Raipur (C.G) Abstract Cascaded Integrator Comb (CIC) filter is a class of linear phase FIR filter that does not require any multiplier. These filters are generally used in multirate systems with large sampling rate conversion factors. In this paper a multistage multirate CIC filter has been compared with a FIR Filter to show their performance analysis with different factors. The comb decimation filter at the first stage operates at the input sampling rate, sharpened second stage operates at lower sampling rate as compared to first stage and sharpened third stage operates at lower than the first and second stages. This process reduces the sampling rate at every stage of the three stage CIC decimation filter. This sharpened second stage produces narrow pass band droop and better stop band alias rejection. This narrow pass band droop can be remunerated with the help of third stage which is sharpened section FIR filters are widely used in implementation of Digital Filters, but with few of its disadvantages like higher number of computational coefficients requirement and less computational speed and further improvement can be made by cascading different stages of CIC Filters to reduce hardware complexity of the system. Index Terms CIC Filters, Integrator, Comb Filter, Decimator, Interpolator, MATLAB. I. INTRODUCTION Filters are systems that process signal in a desired fashion. It can be either signal separation or signal restoration. Digital filters are widely used in many applications like communication, medical, control systems, etc. They are categorized as Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters [1]. The most widely used digital filter in signal processing is FIR filter. This is due to their stability as compared to IIR filter. However, these filters require a higher order for the same specification compared with IIR filter. The order can be seen as required number of adders, multipliers and memory for the filter. During the last decade, Multirate filters have gradually more found applications in new and emerging areas of signal processing such as digital communications. The cascaded integrator-comb (CIC) [2] filter is a digital filter which is employed for multiplier-less realization of filters. This type of filter has extensive applications in low cost implementation of Interpolators and decimators. However, some disadvantage of CIC-filters like pass-band droop is there but this can be eliminated by using compensation techniques. In 1981, Eugene Hogenauer [3] proposed a class of digital filter without multipliers for interpolation and decimation and which uses limited storage elements to have better economical hardware implementations. This filter was named as CIC filter, because it consists of an equal number of integrator sections operating at the high sampling rate and a comb section operating at the low sampling rate as compared to Integrator section. II. CASCADED INTEGRATOR COMB (CIC) FILTERS The cascaded integrator-comb (CIC) filter is a class of linear phase finite impulse response (FIR) digital filters. CIC-filters achieve sampling rate decrease (decimation) and sampling rate increase (interpolation) without using multipliers in the filters. A CIC filter consists of an equal number of stages of ideal integrator followed by comb filters. Its frequency response may be tuned by selecting the appropriate number of cascaded integrator and comb filter pairs. The disadvantage of a CIC -filter is that its pass-band is not maximally flat, which is undesirable in many applications [3]. This problem can be eliminated by using compensation filter. The integrator section of CIC filters consists of N digital integrator stages operating at the high sampling rate, f. Each stage is implemented as a one poll filter with a unity feedback coefficient. The system function equation of single integrator is given by equation (1) Where, M is the decimation factor In equation (1) the numerator represents the transfer function of comb and the denominator (1/ ) indicates the transfer function of integrator. Figure 1 shows the first order CIC filter; here the clock divider circuit divides the oversampling clock signal by the oversampling ratio, M after the integrator stage. The integrator operates at the input (1) ISSN: 2278 7798 All Rights Reserved 2014 IJSETR 2742

Sampling frequency, while the differentiator operates at down sampled clock frequency fs/m[8]. By operating at differentiator at the lower sampling rate the power consumption is achieved. A magnitude characteristic of the comb filter is improved by cascading [8] several identical comb filters which is shown in Figure 2. The transfer function of multistage comb filter composed of identical single stage comb filter is given by, The magnitude response of this filter is given by equation (3) (2) (3) Fig.1 Structure of first order CIC filter. Fig.2 Structure of CIC filter with K stages Based on the design of integrator and comb sections, CIC filters are two types: Interpolator and Decimator a) CIC INTERPOLATOR: It consists of comb section followed by integrator section [6] as shown in the Figure 3. Data is feed to the filter at the rate fs/r where it is processed by the integrator section. The economics of CIC filters derive from the following sources: (a) no multipliers are required; (b) no storage is required for filter coefficients[3] (c) intermediate storage is reduced by integrating at the high sampling rate and comb filtering at the low sampling rate, compared to the equivalent implementation using cascaded uniform FIR filters; (d) the same filter design can be used for a wide range of rate change factors, R, with the addition of a scaling circuit and minimal changes to the filter timing. Fig.3. CIC Interpolator b) CIC DECIMATOR: The decimator comprises of cascade of integrators followed by cascade of differentiator [6] as shown in Figure 4. The differential delay in the differentiator can be taken as either 1 or 2. The application for CIC filters are to be in areas where high sampling rates make multipliers an uneconomical choice and areas where large rate change factors would require large amounts of coefficient storage or fast impulse response generation. III. COMPENSATION OF CIC FILTERS A CIC-filter can be used as a first stage in decimation when the overall conversion ratio M is factorable as (4) Fig.4. CIC Decimator ISSN: 2278 7798 All Rights Reserved 2014 IJSETR 2743

. (5) (a) (b) Fig.5. Two-stage decimator composed of a CIC filter and an FIR filter: (a) Cascade implementation (b) Single-stage equivalent. The overall factor-of-m sampling rate conversion system can be implemented by cascading a factor of N CIC decimator [5] and a factor of R FIR as shown in Fig.5(a).The corresponding single-stage equivalent is given in Fig.5(b).In the two-stage solutions of Fig.5 the role of CIC decimator is to convert the sampling rate by the large conversion factor N, whereas the FIR filter T(z) provides the desired transition band of the overall decimator and compensates [6] the pass-band characteristic of the CIC filter. IV. CIC FILTER GAIN RESPONSE AND PASS BAND DROOP Fig.6. shows the Comb Filter gain response [7] Fig.7. CIC-Filter Gain Responses: single-stage K = 1, two-stage K = 2, three-stage K = 3 and four-stage K = 4[8] Fig.7. shows how the multistage realization improves the selectivity and the stop-band attenuation of the overall filter: the selectivity and the stop-band attenuation are augmented with the increase of the number of comb filter sections [7]. The filter has multiple nulls with multiplicity equal to the number of the comb sections (K). Consequently, the stop-band attenuation in the null intervals is very high, while increasing the K values pass band droop decreases and stop band attenuation increases. Fig.8. shows a monotonic decrease of the magnitude response in the pass-band, called the pass-band droop [7] Fig.6. Gain response of the single comb filter for K = 10 and L=1 A very poor magnitude characteristic of the comb filter is improved by cascading several identical comb filters. The transfer function H (z) of the multistage comb filter composed of K identical single-stage comb filters is given by Fig.8. CIC-Filter Gain Response: Pass-band droop. 2744

Magnitude (db) International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 10, October 2014 V. SIMULATION RESULTS 0 Magnitude Response (db) -50-100 -150 Filter #1: Quantized Filter #1: Reference Filter #2 Filter #3: Quantized Filter #3: Reference 0 5 10 15 20 25 30 35 40 45 Frequency (khz) Fig.9.Gain Response of the Comb Filter and FIR Filter for K=3 Fig.11. Decimation Response [R=8, M=1, N=4] Fig.9 shows the gain response of CIC filter and that of periodic FIR filter for K=3.If the value of K (K is the number of comb filter section) will be increased, so the gain response of the CIC filter will also be improved and FIR filter gain response does not affected. Fig.12.Cascade of four interpolators (I1=4, I2=2, I3=2, I4=16). Fig.10. Magnitude response plot of Decimation Filter with M=25 and D=1. Fig.10. shows the magnitude response plot of Decimation Filter to reduce the sampling rate with decimation factor M=25 and differential delay of D=1. Fig.11. shows the decimation response of CIC filter for [R=8, M=1, N=4] Fig.12. shows the cascade of four interpolators to form a four stage filter. In this case, the sampling frequency specified corresponds to the output of the four-stage interpolator because this is the rate at which the equivalent filter is operating with interpolation factors(i1=4, I2=2, I3=2, I4=16). 2745

[8] P. Durai Saravanan and V. Jayaprakasan Design and Implementation of Efficient CIC Filter Structure for Decimation. International Journal of Computer Applications (0975 8887) Volume 65 No.14, March 2013. Sweta Soni was born in India, in 1989. She received the B.E. degree in Electronics and Telecommunication Engineering from CSVTU, Chhattisgarh, India, in 2010 and pursuing her M-Tech from DIMAT, CSVTU and Chhattisgarh, India. Her current research includes high speed folding and interpolating ADC. Fig.13.Magnitude Response of decimation Filter Prof. Zoonubiya Ali Khan B.E, M.Tech is presently working as Associate Professor in the department of Electronics, DIMAT Raipur India. She is having 15 years of teaching experience and currently persuing PHD from Nagpur University. She has published 12 national and international papers and her areas of interest include Electronics and VLSI. Fig.13. shows the magnitude response of decimation stages to form a multistage sample-rate converter. The sampling frequency specified once again corresponds to the rate of the equivalent filter. This is the fastest rate in the entire system in this case. VI. CONCLUSION Performance analysis of CIC (cascaded integrator-comb) filters are studied in this paper. This type of filter has extensive applications in low-cost implementation of interpolators and decimators. With the new structures, the proposed filters can operate at much lower sampling rate as is used in cascaded form. They have advantages in high speed operation and low power consumption due to its structure. Simulation results show the gain responses of the CIC-filter and filter sharpening technique is used to improve the filter performances in terms of a smaller pass band error and greater stop band attenuation. Also designed for different factors to improve its characteristics. REFERENCES [1] Proakis, John G. and Manolakis, Dimitris G, Digital Signal Processing Principles, Algorithms, and Applications, 3rd Edition. Prentice Hall Upper Saddle River, NJ, 1996. [2]Charanjit Singh, Manjeet Singh patterh and Sanjay Sharma, Efficient Implementation of Sample Rate Converter, (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 1, No. 6, December 2010. [3] E. B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE Transactions on Acoustics, Speech and Signal Processing, Vol. 29, No. 2, pp. 155 162, 1981. [4] T. Saramäki & T. Ritoniemi, A modified comb filter structure for decimation, Proc. IEEE International Symp. Circuits and Systems ISCAS, 1997 [5] G. Jovanovic Dolecek and S. K. Mitra, Simple Method for Compensation of CIC Decimation Filter, Electronics Letters, Vo1.44, No.19, pp. 1162-1163, September 11, 2008. [6] Gourav Sarkar, Debjyoti Mallik, and H. S. Jatana, Design of Multi-stage Cascaded Integrator Comb Filter using Single Adder and Subtractor -ICMICR-2013 [7]Suverna Sengar, Partha Pratim Bhattacharya, Performance Evaluation of Cascaded Integrator-Comb (CIC) Filter, IOSR Journal of Engineering (IOSRJEN), Vol. 2 Issue 2, Feb.2012, pp.222-228 2746