DIFFERENTIAL CLOCK D FLIP-FLOP

Similar documents
12-BIT PARITY GENERATOR/CHECKER

NOT RECOMMENDED FOR NEW DESIGNS ( 1, 2/3) OR ( 2, 4/6) CLOCK GENERATION CHIP

3-BIT 4:1 MUX-LATCH SY10E256 SY100E256 DESCRIPTION FEATURES PIN NAMES BLOCK DIAGRAM

4-BIT PARALLEL-TO-SERIAL CONVERTER

74F273 Octal D-Type Flip-Flop

DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

74F377 Octal D-Type Flip-Flop with Clock Enable

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials

74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

RST RST WATCHDOG TIMER N.C.

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

GS4882, GS4982 Video Sync Separators with 50% Sync Slicing

Synchronizing Multiple ADC08xxxx Giga-Sample ADCs

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

74F574 Octal D-Type Flip-Flop with 3-STATE Outputs

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Digital Fundamentals

3-Channel 8-Bit D/A Converter

DP8212 DP8212M 8-Bit Input Output Port

Power Supply and Watchdog Timer Monitoring Circuit ADM9690

PGT104 Digital Electronics. PGT104 Digital Electronics

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

LMH0002 SMPTE 292M / 259M Serial Digital Cable Driver

Digital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Obsolete Product(s) - Obsolete Product(s)

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

MT x 12 Analog Switch Array

ST2225A. LED Display Driver. Version : A.025 Issue Date : 2001/11/26 File Name Total Pages : 12. : SP-ST2225A-A.025.doc

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Chapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly) Data Path Comb. Logic. Reg. Reg. Reg C <= A + B

DSM Series Ultra Thin Surface Mount Single Digit 7-Segment LED Display

MT8806 ISO-CMOS 8x4AnalogSwitchArray

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.

3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND 5 VOLT TOLERANT I/O DESCRIPTION:

RS flip-flop using NOR gate

Photodiode Detector with Signal Amplification

HCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP

INTEGRATED CIRCUITS DATA SHEET. TDA4510 PAL decoder. Product specification File under Integrated Circuits, IC02

DATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.

RS flip-flop using NOR gate

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

EL1881. Features. Sync Separator, Low Power. Applications. Pinout. Demo Board. Data Sheet September 15, 2011 FN7018.2

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

Is Now Part of To learn more about ON Semiconductor, please visit our website at

LM MHz RGB Video Amplifier System with OSD

SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

UNISONIC TECHNOLOGIES CO., LTD TL431

SN74F174A HEX D-TYPE FLIP-FLOP WITH CLEAR

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Lecture 11: Sequential Circuit Design

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

SURFACE MOUNT LED LAMP STANDARD BRIGHT 0606

GS1524 HD-LINX II Multi-Rate SDI Adaptive Cable Equalizer

Chapter 7 Sequential Circuits

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

Micrel, Inc All rights reserved

HCF40193B PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

UNISONIC TECHNOLOGIES CO., LTD TL431L

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SURFACE MOUNT LED LAMP FULL COLOR 1210

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

DM Segment Decoder Driver Latch with Constant Current Source Outputs

TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device) TCD132D

Video Accessory IC Series Sync Separation ICs with Built-in AFC BA7046F, BA7071F Rev.A 1/9

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Topics of Discussion

EKT 121/4 ELEKTRONIK DIGIT 1

Fundamentals of Computer Systems

MAX7461 Loss-of-Sync Alarm

ASYNCHRONOUS COUNTER CIRCUITS

UNISONIC TECHNOLOGIES CO., LTD 89CXX/89NXX Preliminary CMOS IC

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

TCP-3039H. Advance Information 3.9 pf Passive Tunable Integrated Circuits (PTIC) PTIC. RF in. RF out

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Prosumer Video Cable Equalizer

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS

MC100LVEL VНECL Differential Clock D Flip-Flop

NSI45020T1G. Constant Current Regulator & LED Driver. 45 V, 20 ma 15%

UNISONIC TECHNOLOGIES CO., LTD

Chapter 2. Digital Circuits

D Latch (Transparent Latch)

Review of digital electronics. Storage units Sequential circuits Counters Shifters

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

INTEGRATED CIRCUITS. AN219 A metastability primer Nov 15

DATA SHEET. NEC's WIDE BAND SINGLE CONTROL CMOS SPDT SWITCH PART NUMBER PACKAGE MARKING SUPPLYING FORM

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Maintenance/ Discontinued

Maintenance/ Discontinued

MACH130-15/20. Lattice/Vantis. High-Density EE CMOS Programmable Logic

MACH220-10/12/15/20. Lattice Semiconductor. High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

Transcription:

IFFEENTIAL CLOCK FLIP-FLOP FEATUES ESCIPTION 475ps propagation delay 2.8GHz toggle frequency Internal 75KΩ input pull-down resistors Available in 8-pin SOIC package The SY10/100EL51 are differential clock flip-flops with reset. These devices are functionally similar to the E151 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E151, the EL51 is ideally suited for those applications which require the ultimate in AC performance. The reset input is an asynchronous, level triggered signal. ata enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EL51 allow the device to be used as a negative edge triggered flip-flop. The differential input employs clamp circuitry to maintain stability under open input (pulled down to VEE) conditions. PIN NAMES TUTH TABLE (1) Pin Function eset Input ata Input Clock Input ata Output L L Z L H L Z H X H X L NOTE: 1. Z = LOW-to-HIGH transition. 1 ev.: G Amendment: /0 Issue ate: ecember 2005

PACKAGE/OEING INFOMATION Ordering Information (1) 1 2 3 Flip-Flop 8 7 6 VCC Package Operating Package Lead Part Number Type ange Marking Finish ZC Z8-1 Commercial HEL51 Sn-Pb ZCT (2) Z8-1 Commercial HEL51 Sn-Pb ZC Z8-1 Commercial XEL51 Sn-Pb ZCT (2) Z8-1 Commercial XEL51 Sn-Pb 4 5 VEE ZI Z8-1 Industrial HEL51 Sn-Pb ZIT (2) Z8-1 Industrial HEL51 Sn-Pb 8-Pin SOIC (Z8-1) ZI Z8-1 Industrial XEL51 Sn-Pb ZIT (2) Z8-1 Industrial XEL51 Sn-Pb ZG (3) Z8-1 Industrial HEL51 with Pb-Free ZGT (2, 3) Z8-1 Industrial HEL51 with Pb-Free ZG (3) Z8-1 Industrial XEL51 with Pb-Free ZGT (2, 3) Z8-1 Industrial XEL51 with Pb-Free Notes: 1. Contact factory for die availability. ice are guaranteed at T A = 25 C, C Electricals only. 2. Tape and eel. 3. Pb-Free package is recommended for new designs. 2

C ELECTICAL CHAACTEISTICS VEE = VEE (Min.) to VEE (Max.); VCC = GN TA = 40 C TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit IEE Power Supply Current ma 10EL 24 29 19 24 29 19 24 29 19 24 29 100EL 24 29 19 24 29 19 24 29 24 30 36 VEE Power Supply Voltage V 10EL 4.75 5.2 5.5 4.75 5.2 5.5 4.75 5.2 5.5 4.75 5.2 5.5 100EL 4.20 4.5 5.5 4.20 4.5 5.5 4.20 4.5 5.5 4.20 4.5 5.5 IIH Input HIGH Current 150 150 150 150 µa AC ELECTICAL CHAACTEISTICS VEE = VEE (Min.) to VEE (Max.); VCC = GN TA = 40 C TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit fmax Maximum Toggle 1.8 2.8 2.2 2.8 2.2 2.8 2.2 2.8 GHz Frequency tp Propagation elay to ps Output 325 465 605 375 465 555 385 475 565 440 530 620 305 455 605 355 455 555 355 465 565 410 510 620 ts Set-up Time 150 0 150 0 150 0 150 0 ps th Hold Time 250 100 250 100 250 100 250 100 ps t eset ecovery 400 200 400 200 400 200 400 200 ps tpw Minimum Pulse Width 400 400 400 400 ps, eset VPP Minimum Input 150 150 150 150 mv Swing (1) VCM Common Mode (2) 0.4 (2) 0.4 (2) 0.4 (2) 0.4 V ange (2) tr Output ise/fall Times 100 225 350 100 225 350 100 225 350 100 225 350 ps tf (20% to 80%) NOTES: 1. Minimum input swing for which AC parameters are guaranteed. 2. The CM range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP min. and 1V. The lower end of the CM range is dependent on VEE and is equal to VEE + 3.0V. 3

8-PIN SOIC.150" WIE (Z8-1) ev. 03 MICEL, INC. 2180 FOTUNE IVE SAN JOSE, CA 95131 USA TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2005 Micrel, Incorporated. 4

Mouser Electronics Authorized istributor Click to View Pricing, Inventory, elivery & Lifecycle Information: Microchip: ZG ZG-T