Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm

Similar documents
WHEN a fault occurs on power systems, not only are the

DECAYING DC COMPONENT EFFECT ELIMINATION ON PHASOR ESTIMATION USING AN ADAPTIVE FILTERING ALGORITHM

An Effective Filtering Algorithm to Mitigate Transient Decaying DC Offset

Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays

Simulation of DFIG and FSIG wind farms in. MATLAB SimPowerSystems. Industrial Electrical Engineering and Automation.

Module 8 : Numerical Relaying I : Fundamentals

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

MANAGING POWER SYSTEM FAULTS. Xianyong Feng, PhD Center for Electromechanics The University of Texas at Austin November 14, 2017

Robert Alexandru Dobre, Cristian Negrescu

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

Experiment 13 Sampling and reconstruction

An Lut Adaptive Filter Using DA

Power Reduction and Glitch free MUX based Digitally Controlled Delay-Lines

BE1-81O/U Frequency Protection. Washington State University Hands-On Relay School.

Memory efficient Distributed architecture LUT Design using Unified Architecture

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

IEC PROCESS BUS IMPLEMENTATION ON IEDs

ALONG with the progressive device scaling, semiconductor

A Novel Architecture of LUT Design Optimization for DSP Applications

Implementation of Memory Based Multiplication Using Micro wind Software

Suverna Sengar 1, Partha Pratim Bhattacharya 2

Real Time Monitoring for SMART Grid Initiatives Synchronized Measurement & Analysis in Real Time SMART program by

An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions

METHODS TO ELIMINATE THE BASS CANCELLATION BETWEEN LFE AND MAIN CHANNELS

Zero Crossover Dynamic Power Synchronization Technology Overview

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

A Real Time Infrared Imaging System Based on DSP & FPGA

Department of Electrical & Electronic Engineering Imperial College of Science, Technology and Medicine. Project: Real-Time Speech Enhancement

Spectrum Analyser Basics

Implementation of a High-Speed Distribution Network Reconfiguration Scheme by Greg Hataway, Ted Warren, and Chris Stephens.

King Fahd University of Petroleum and Minerals Electrical Engineering Department 1. Homework 5 - SOLUTION KEY

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

An Efficient Reduction of Area in Multistandard Transform Core

Design of Memory Based Implementation Using LUT Multiplier

EMS DATA ACQUISITION AND MANAGEMENT (LVDAM-EMS) MODEL 9062-C

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

Improved Synchronization System for Thermal Power Station

OMS Based LUT Optimization

Digitization: Sampling & Quantization

Research on Control Strategy of Complex Systems through VSC-HVDC Grid Parallel Device

CSC475 Music Information Retrieval

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

MONITORING AND ANALYSIS OF VIBRATION SIGNAL BASED ON VIRTUAL INSTRUMENTATION

Oscilloscope Guide Tektronix TDS3034B & TDS3052B

PRINCIPLES AND APPLICATIONS

ZONE PLATE SIGNALS 525 Lines Standard M/NTSC

technical note flicker measurement display & lighting measurement

An MFA Binary Counter for Low Power Application

IC Design of a New Decision Device for Analog Viterbi Decoder

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ISCAS.2005.

Transient Stability Events & Actions

Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters

A Low Power Delay Buffer Using Gated Driver Tree

Getting Started with the LabVIEW Sound and Vibration Toolkit

Linear Time Invariant (LTI) Systems

Basic rules for the design of RF Controls in High Intensity Proton Linacs. Particularities of proton linacs wrt electron linacs

Metastability Analysis of Synchronizer

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Optimization of memory based multiplication for LUT

Design and Implementation of LUT Optimization DSP Techniques

Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

REPORT DOCUMENTATION PAGE

MIE 402: WORKSHOP ON DATA ACQUISITION AND SIGNAL PROCESSING Spring 2003

Electrical and Electronic Laboratory Faculty of Engineering Chulalongkorn University. Cathode-Ray Oscilloscope (CRO)

CHAPTER 3 SEPARATION OF CONDUCTED EMI

International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013

Experiment 2: Sampling and Quantization

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

Medium and High Voltage Circuit Breakers Characteristic Time Quantities of the Circuit Breaker with Applications

The Design of Teaching Experiment System Based on Virtual Instrument Technology. Dayong Huo

Modified Reconfigurable Fir Filter Design Using Look up Table

Upgrading E-learning of basic measurement algorithms based on DSP and MATLAB Web Server. Milos Sedlacek 1, Ondrej Tomiska 2

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

2. AN INTROSPECTION OF THE MORPHING PROCESS

Figure 1: Feature Vector Sequence Generator block diagram.

Measurement Accuracy of the ZVK Vector Network Analyzer

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

2.6 Reset Design Strategy

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Frame Synchronization in Digital Communication Systems

14 GHz, 2.2 kw KLYSTRON GENERATOR GKP 22KP 14GHz WR62 3x400V

DIGITAL COMMUNICATION

Toronto Hydro - Electric System

Laboratory Assignment 3. Digital Music Synthesis: Beethoven s Fifth Symphony Using MATLAB

BitWise (V2.1 and later) includes features for determining AP240 settings and measuring the Single Ion Area.

DDC and DUC Filters in SDR platforms

Combinational vs Sequential

SIPROTEC Fault Record Analysis SIGRA

Instrument Recognition in Polyphonic Mixtures Using Spectral Envelopes

Agilent PN Time-Capture Capabilities of the Agilent Series Vector Signal Analyzers Product Note

Bunch-by-bunch feedback and LLRF at ELSA

TERRESTRIAL broadcasting of digital television (DTV)

Speech and Speaker Recognition for the Command of an Industrial Robot

Line differential protection and TPZ class CT at one terminal.

Transcription:

Removal of Decaying DC Component in Current Signal Using a ovel Estimation Algorithm Majid Aghasi*, and Alireza Jalilian** *Department of Electrical Engineering, Iran University of Science and Technology, mj_aghasi@elec.iust.ac.ir ** Department of Electrical Engineering, Iran University of Science and Technology, jalilian@iust.ac.ir Abstract: In protection relaying schemes, the digital filter unit plays the essential roles to calculate the accurate phasor. However, while the fault current contains plentiful decaying dc component, the over-reach of distance protection will cause several problems. This work develops an algorithm which can estimate and eliminate the decaying dc component from fault current signals after one cycle from the fault instant. Also, it can be applied to a conventional discrete Fourier transform to calculate phasor quantities of fault currents in a digital protection relay. In this algorithm the magnitude and time constant of the decaying dc component are estimated exactly by integrating fault current during one cycle. Decaying dc offset removal is carried out before applying the current signal to the digital filter used for phasor estimation. A relay is modeled in ATP using this algorithm to calculate correct phasor. Simulations results illustrate the effectiveness of this new algorithm for relaying applications. Keywords: decaying DC, discrete Fourier transform (DFT), dc time constant, dc magnitude, fault current. 1. Introduction In protection relaying schemes, the digital filter technologies play the essential roles. Usually, the most widely used algorithm is the discrete Fourier transform (DFT) [1]. When the measurements only contain fundamental frequency and integer harmonic frequency components, full-cycle DFT only needs onecycle samples to obtain the accurate fundamental phasor. However, in most cases, the fault currents contain a decaying dc component. Since the noninteger harmonic components are in decaying dc, the DFT algorithm does not have the ability to filter out the decaying dc component. Many researches [2] [8] have been proposed to remove the decaying dc contained in fault current. These researches are categorized into two groups according to the way the decaying dc time constant is obtained. One is transmission-line analyzing: First, a proper decaying dc time constant is considered. Then, the decaying dc time constant is given as a constant to the digital filter. Finally, the decaying dc component can be removed by filter. In [2], Benmouyal has proposed a digital mimic filtering technique to remove the decaying dc component. The decaying dc time constant is first given by transmission-line analysis. Then, the decaying dc is removed by the digital mimic circuit equation. Recently, an adaptive compensation method to remove a

decaying dc offset component from the fault signals has been described in [3]. This method can work properly for both the normal signal and the signal involving the decaying dc component cases. If the time constant given to the mimic filter is very close to the actual value, the decaying dc can be removed completely from measurement. However, if the time constant specified to the mimic filter is far from the correct value, the mismatch time constant will cause the non-negligible error. Other way is the waveform analyzing: As proposed in [4] [7], the design of a digital filter is based on analyzing the signal waveform. First, the decaying dc component is assumed to be involved in measurement. Then, the exact solution of magnitude and time constant of decaying dc component are determined by digital filtering process. Finally, the accurate phasor can be obtained by removing the decaying dc component. In [4] and [5], Gu and Yang have proposed DFT-based algorithms to completely remove the decaying dc component. Those algorithms use three continuous DFT results to calculate the unknown parameters of the decaying dc component. Thus, the time constant and magnitude of the decaying dc component can be exactly obtained, and the decaying dc component can be removed. In [6], Sidhu has also proposed a DFT-based filtering technique to remove the decaying dc component. This algorithm uses the simultaneous equations developed by a different harmonic basis to obtain the unknown parameters of a decaying dc component. Thus, the decaying dc component can be quickly removed by one- or half-cycle samples. An adaptive phasor estimation algorithm to suppress the effect of an exponential decaying dc component based on the weighting least error square (LES) technique is proposed [7]. This approach has the advantage in that it removes the decaying dc offset regardless of its initial magnitude and time constant, while the disadvantage of the method is that the dc component is determined by the complex calculation procedure, moreover some waveform analyzing methods for the normal signal, that the decaying dc component does not involve, need some extra scheme for judgment and tuning the filtering process. The dc estimation method has difficulty in calculating the exact dc component from the original signal and requires more calculation times. But, if the dc component can be estimated, this method is not affected by the power system configuration, fault resistance, and fault location. Recently a new algorithm has been proposed in [8]. It can be categorized as transmission line analysis method. This algorithm uses a mimic filter to remove decaying dc effect from calculated phasor. Then, an adaptive scheme, using accurate current and voltage phasor, is proposed to obtain the decaying time constant. This time constant is applied to mimic filter for next step. In this paper, a new algorithm to estimate and eliminate the decaying dc component in a fault current signal is described. The magnitude and time constant of the dc component were estimated by integrating the fault current. The dc-removed current signal was obtained by eliminating the dc component from the fault current at each sampling instant. We evaluated the performance of the proposed algorithm in the time domain using ATPDRAW and MATLAB. For evaluation of the algorithm, we performed dc component estimation tests with several dc component cases. The distance protection test was performed with a simple power system. A relay was modeled in MODEL part of ATP. In this distance relay we used the proposed algorithm to calculate the correct phasor. The advantage of this work is that we can see what happens after tripping by relay while it is not possible when we do all the calculations after simulation the power system. The results of the test cases showed that the proposed algorithm can estimate the dc

component exactly from fault currents for any time constant and any system configuration, moreover this algorithm for either normal signal or signal including decaying DC has a perfect performance. 2. The Proposed Technique Let the sampled signal of interest be represented by: x M k t ( k) = Ae + An cos( nωk t+ ϕn n= 1 ) (1) where A is the magnitude of the decaying dc offset, τ is the time constant of the decaying dc offset, t is the sampling period, n is the harmonic order A n is the magnitude of the nth harmonic component, φ n is the phase angle of the nth harmonic component, and M is the maximum harmonic order. The signal contains an exponential component in addition to a set of harmonics, which is usually limited by an anti-aliasing filter. If we take the integral of both sides of (1) over a complete cycle (T) of the fundamental frequency the value of the integral is affected only by decaying dc component because the integral of the main component and harmonics per cycle is zero. For digital signals integral is calculated by summing the samples. S S Ae (1 e ) = (2) t t ( ) x( k) = t k= 1 1 e Ae (1 e ) + (3) + 1 2 t t ( 1) = x( k) = t k= 2 1 e E= e t /τ (4) From (2) and (3) we can easily conclude that: + 1) E = (5) ) Since t is the sampling period, and it is much lower than the time constant of the power system. we can use only the first two terms of the Taylor series expansion of E to calculate the time constant and simplify the time constant to be. τ t e t / = 1 (6) τ Then magnitude and time constant of the decaying DC can be calculated without using logarithm function which is a computational burden from the practical perspective. Using (4), (5) and (6): ). t τ = (7) ) + 1) A ). t τ E( E 1) = (8) Finally the value of the decaying DC is calculated for each sample and correct signal is estimated. x k cor ( k) = x( k) AE (9) The algorithm is described by the following eight steps. Step 1) calculate the integral of the signal from t-t to t Step 2) calculate the integral of the signal from t-t+ t to t+ t Step 3) calculate decaying dc time constant Step 4) calculate the value of the decaying dc for time t+ t Step 5) calculate the decaying dc value for other samples in last cycle (from t-t+ t to t+ t) using the calculated value in last tow before steps Step 6) subtract dc value from fault signal for each sample from t-t+ t to t+ t Step 7) calculate correct phasor using DFT Step 8) t=t+ t and go to step 2 Notice that a full cycle plus on sample of post fault data are required to apply the proposed method. The corrected signal (x cor ) can now be used with any digital filter algorithm, such as the full-cycle DFT, to obtain the magnitude and the phase angle of the fundamental frequency phasor. 3. Simulation Results In order to verify the performance of the proposed algorithm, two types of simulation tests were performed with MATLAB and ATP.

The first simulation test was a static test. In this test, several sampled signals, which contained a dc component, were applied to verify the performance of the dc component. The calculated time constants and fundamental components were compared to the applied signals and calculated value with base method like conventional DFT and mimic filter. The second simulation test was a dynamic test. In this test, the proposed algorithm was applied to the distance relaying scheme in the sample power system and the performance of the distance relaying was compared to the cases of a conventional DFT and mimic filter plus DFT method [2]. 3.1 Static test Simulation with test signal was performed to evaluate the performance of the dc magnitude and time constant calculation algorithm. Test signals consisted of a fundamental component and a dc component with different magnitudes and time constants. The magnitude of the fundamental component and the decaying dc component was set to respectively 5 and 4.6. The time constants used for the performance evaluation were 5, 25, 50, 100, 150, and 200ms. Also, the sampling rate was set to 64 samples per cycle. The real decaying dc and the estimated decaying dc is shown in Fig. 1. The time constant of the applied decaying dc was set to 25ms. The time-domain responses of the fundamental value of the applied signal using the proposed algorithm, conventional DFT, and the mimic filter plus DFT can be seen Fig. 2 and Fig. 3. In this case, the time constants of 25 ms and 200 ms with a 4.6 DC magnitude and 5 fundamental component magnitude were applied. The time constant of the mimic filter was set to 0.5 cycle. In Fig. 2 and Fig. 3, the conventional DFT had oscillations in the fundamental component and required more times to obtain a stable output. But the proposed algorithm extracted the fundamental component without any undesired oscillation in one cycle and delay to obtain a stable output. Fig 1. Fault signal, estimated DC and estimated AC. Fig 2. Time domain response of the proposed algorithm, conventional DFT and mimic filter for time constant 25ms.

TABLE I Parameters of the simulation system Phase to ground voltage 408.248 Kv System frequency 60Hz Generators parameters: E S =1.0 20 pu E R =1.0 0 pu Z S1 =7+j60(Ω) Z R1 =0.5+j5(Ω) Z S0 =14+j120(Ω) Z R0 =0.5+j5(Ω) Transmission line parameters: Length L=100km R1=0.0306(Ω/km) L1=0.96(mH/km) C1=12.03 (nf/km) R0=0.304(Ω/km) L0=3.6(mH/km) C0=7.52 (nf/km) Data Acquisition: Sampling frequency: 3840Hz. Fig 3. Time domain response of the proposed algorithm, conventional DFT and mimic filter for time constant 200ms. 3.1 Dynamic test In this section the proposed algorithm was evaluated by a simple power system. The simulated system is shown in Fig. 4. The parameters of this system are listed in Table 1. The test power system was simulated using the ATP. Fault currents were measured at Bus S. The analog measurements were then sampled by 3840 Hz (64 samples per cycle). The DFT was used to obtain the phasors for all the simulations. We performed tow kinds of simulations. In one a fault in sample power system was simulated in ATP then the information obtained by ATP was used to decaying dc and phasor estimation calculations in MATLAB. In other kind the fault was simulated in ATP and the phasor estimation is performed by the MODEL part in ATP. In MODEL voltage and correct current phasor is calculated and apparent impedance is obtained sample by sample and a distance relay is implemented. The distance characteristic is mho type. 85% of line is in zone 1. The simulation results of these tow kind of test is illustrated in next parts. Fig 4. Single line diagram of the model system. 3.1.1 Without relay operation In order to have a more complete picture of the performance of the two techniques, the apparent impedance from the relay located at bus 1percpective. 6, when a 3phase -to-ground fault occurred at a fault distance of 80%. As shown in these Fig. 5 the distance relay adopting the proposed algorithm had no problems with the operations. But the apparent impedance calculated by conventional DFT entered and exited the impedance characteristic several times. Fig 5. Apparent impedance from sending end perspective. 3.1.2 Relay operation In this section the relay operates after detecting fault. And the fault is cleared by relay order. Relay recloses the line breaker half cycle after trip by relay. Scenario A In this scenario a 3phase to ground temporary fault occurs at 0.170s and disappears at 0.19s.

Fig. 6. Current phasor estimated by proposed algorithm and conventional DFT in scenario A Fig. 8. Current phasor estimated by proposed algorithm and conventional DFT in scenario B Fig. 7. Apparent impedance from sending end perspective in scenario A The simulations show that fault is detected and cleared 14.93ms after fault instant at 0.18493s (less than one cycle after fault instant). The breaker is reclosed at 0.2009s after fault was disappeared and system goes to normal condition. Fig. 6 shows that the current signal contains decaying dc component after reclosing and the proposed algorithm eliminate it completely. Scenario B In this scenario a 3-phase to ground fault occurs at 0.170s and it does not disappear. The result of simulations for this scenario is shown in Fig. 8, 9. as shown in Fig. 8,9 fault is detected and cleared 14.93ms after fault instant at 0.18493s (less than one cycle after fault instant). The breaker is reclosed at 0.2002s. Relay Detects and clears fault for second time at 0.2062s (less than half cycle after reclosing). Fig 9. Apparent impedance from sending end perspective in scenario B 4. Conclusion A simple and numerically efficient method for the removal of decaying dc offset from current signals in digital protective device has been proposed. This algorithm estimate magnitude and time constant of the decaying dc by integrating fault current per cycle. The method requires a full cycle plus one sample of post-fault data to estimate the parameters of the decaying dc offset. The removal of the dc offset from the current signal is performed before applying the signal to the digital filter used for phasor estimation. The method is tested by applying it in a relay modeled in ATP. The results obtained demonstrate that the method is capable of completely eliminating the dc offset and thus greatly improving the performance of the full-cycle DFT algorithm.

References [1] A. G. Phadke and J. S. Thorp, Computer Relaying for Power Systems. [2] G. Benmouyal, Removal of dc-offset in current waveforms using digital mimic filtering, IEEE Trans. Power Del., vol. 10, no. 2, pp. 621 630, Apr. 1995. [3] C. S. Chen, C. W. Liu, and J. A. Jiang, Application of combined adaptive fourier filtering technique and fault detector to fast distance protection, IEEE Trans. Power Del., vol. 21, no. 2, pp. 619 626, Apr. 2006. [4] J. Z. Yang and C. W. Liu, Complete elimination of dc offset in current signals for relaying applications, in Proc. IEEE Power Eng. Soc. Winter Meeting, Jan. 2000, pp. 1933 1938. [5] J. C. Gu and S. L. Yu, Removal of dc offset in current and voltage signals using a novel fourier filter algorithm, IEEE Trans. Power Del., vol. 15, no. 1, pp. 73 79, Jan. 2000. [6] T. S. Sidhu, X. Zhang, F. Albas, and M. S. Sachdev, Discrete Fourier transform based technique for removal of decaying dc offset from phasor estimates, Proc. Inst. Elect. Eng., Gen., Transm. Distrib., vol. 150, no. 6, pp. 745 752, Nov. 2003. [7] E. Rosolowski, J. Izykowski, and B. Kasztenny, Adaptive measuring algorithm suppressing a decaying dc offset removal for digital rotective relays, Elect. Power Syst. Res., vol. 60, pp. 99 105, Sep. 2001. [8] C. S. Yu, A Discrete Fourier Transform-Based Adaptive Mimic Phasor Estimator for Distance Relaying Applications, IEEE Trans. Power Del., vol. 21, no. 4, October 2006. pp. 1836-1845