A Transaction-Oriented UVM-based Library for Verification of Analog Behavior

Similar documents
UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas

Co-simulation Techniques for Mixed Signal Circuits

Designing for the Internet of Things with Cadence PSpice A/D Technology

Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits

Equivalence Checking using Assertion based Technique

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

Sharif University of Technology. SoC: Introduction

Logic Analysis Basics

Logic Analysis Basics

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Verification of an Image Processing Mixed- Signal ASIC

UNIT IV CMOS TESTING. EC2354_Unit IV 1

New implementations of two old concepts may make Fast single-ended reliable using conventional cable technology. The two concepts are:

THE LXI IVI PROGRAMMING MODEL FOR SYNCHRONIZATION AND TRIGGERING

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

SUBSYSTEMS FOR DATA ACQUISITION #39. Analog-to-Digital Converter (ADC) Function Card

Scan. This is a sample of the first 15 pages of the Scan chapter.

System-Level Timing Closure Using IBIS Models

Based on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:

Chapter 5 Flip-Flops and Related Devices

Techniques for Extending Real-Time Oscilloscope Bandwidth

Unit V Design for Testability

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test

Hardware Verification after Installation. D0 Run IIB L1Cal Technical Readiness Review. Presented by Dan Edmunds August 2005

Chip-Level DFT: Some New, And Not So New, Challenges

A RANDOM CONSTRAINED MOVIE VERSUS A RANDOM UNCONSTRAINED MOVIE APPLIED TO THE FUNCTIONAL VERIFICATION OF AN MPEG4 DECODER DESIGN

LabView Exercises: Part II

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Digital Integrated Circuits Lecture 19: Design for Testability

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

Written Progress Report. Automated High Beam System

Tiptop audio z-dsp.

Analog Reconstruction Filter for HDTV Using the THS8133, THS8134, THS8135, THS8200

Automatic Projector Tilt Compensation System

Data Pattern Generator DG2020A Data Sheet

VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits

An Effective Filtering Algorithm to Mitigate Transient Decaying DC Offset

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Synchronous Sequential Logic

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

The Challenges of Measuring PAM4 Signals

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

A summary of scan conversion architectures supported by the SPx Development software

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

MCP Signal Extraction and Timing Studies. Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010

IMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE

IJMIE Volume 2, Issue 3 ISSN:

EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Logic Analysis Fundamentals

A VLSI Implementation of an Analog Neural Network suited for Genetic Algorithms

OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES

Keysight Technologies High Power Ampliier Measurements Using Nonlinear Vector Network Analyzer. Application Note

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE

Laboratory Exercise 3

The Digital Audio Workstation

How advances in digitizer technologies improve measurement accuracy

3. Configuration and Testing

White Paper. Mixed Signal Design & Verification Methodology for Complex SoCs

LAX_x Logic Analyzer

RAPID SOC PROOF-OF-CONCEPT FOR ZERO COST JEFF MILLER, PRODUCT MARKETING AND STRATEGY, MENTOR GRAPHICS PHIL BURR, SENIOR PRODUCT MANAGER, ARM

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

Spectrum Analyser Basics

10-Channel 16-Bit Analog Board Set User s Manual And Troubleshooting Guide

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -

R&S TS-PIO4 Digital Functional Test Module 32-channel programmable digital I/O module

An Improved Fuzzy Controlled Asynchronous Transfer Mode (ATM) Network

Feedback: Part A - Basics

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

Zeroplus Logic Analyzer Multi-LA Stack and LA-Oscilloscope Stack

System Quality Indicators

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Performance Modeling and Noise Reduction in VLSI Packaging

Using an IEEE Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems. Zbigniew Czaja 1, Bogdan Bartosinski 2

Post Silicon Electrical Validation Lecture 2. Tony Muilenburg

RF (Wireless) Fundamentals 1- Day Seminar

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

January 24, Dr. Lakshman One School of Engineering Science Simon Fraser University Burnaby, BC, V5A 1S6

ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS

Prototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

A Modified Design of Test Pattern Generator for Built-In-Self- Test Applications

Laboratory Exercise 6

Manuel Richey. Hossein Saiedian*

INF4420 Project Spring Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)


6.111 Final Project Proposal Kelly Snyder and Rebecca Greene. Abstract

International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN

Combinational vs Sequential

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

Boonton 4540 Remote Operation Modes

Guidance For Scrambling Data Signals For EMC Compliance

Signal Persistence Checking of Asynchronous System Implementation using SPIN

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Based on slides/material by. Topic Testing. Logic Verification. Testing

AC : DIGITAL DESIGN MEETS DSP

Transcription:

A Transaction-Oriented UVM-based Library for Verification of Analog Behavior IEEE ASP-DAC 2014 Alexander W. Rath 1

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 2

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 3

Introduction In today s chip design, analog parts shifted to digital design, because digital circuits scale better with new technologies This leads to mixed signal designs Historically, digital and analog parts are verified using totally different strategies Analog parts are verified using network simulators Digital parts are verified using event driven simulators 4

Introduction Digital Verification has become highly sophisticated Constraint random stimulus Self-checking testbenches Functional coverage Unified Verification Methodology (UVM) Analog Verification has not gone through the same evolution Testbenches use directed stimulus and checking Waveforms are checked using eye-balling 5

Introduction In our research, we target to leverage this discrepancy We show, how the aforementioned techniques from the digital verification can be mapped to and used in analog verification 6

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 7

Idea of Analog Transactions Transactions are data structures Containing potentially randomized fields Providing abstraction from the protocol s details The protocol is implemented separately in a driver addr data uvm_test uvm_agent 8

Idea of Analog Transactions How to transfer this approach to analog? Idea: Replace the term protocol by shape Signals can be of different shapes Harmonic Linear Cubic Spline 9

Idea of Analog Transactions To name a shape is not sufficient to describe a signal Parameters are required transaction Amplitude Frequency uvm_test uvm_agent 10

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 11

Constraint Random Analog Stimulus In UVM, transactions are converted to stimulus by drivers We follow the same principle using a generic driver for analog stimulus The algorithm that converts the transaction to signal level activity can be exchanged through a plug-in mechanism even at runtime Communication between the generic driver and the algorithm is done via a predefined API New algorithms implement this API 12

Constraint Random Analog Stimulus pure virtual function void pre_process( a_uvm_data_structure data_str); For preparation, like opening connections to external tools pure virtual function real get_real(real x); Computes the signal values virtual function void post_process(); Closing connections etc. 13

Constraint Random Analog Stimulus 14

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 15

Monitoring Analog Behavior We followed the same principle as in driving Monitoring is more complicated than driving Start of transaction has to be determined Single vs. Multi threaded This leads to a more complex algorithm API 16

Monitoring Analog Behavior Determining the times T 1, T 2 and T 3 requires multithreaded monitoring Trigger objects determine start of monitoring Discontinuities Threshold levels Changes in frequency 17

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 18

Checking Analog Transactions In order to check for functional correctness of the DUT, transactions must be compared possibly inside of a scoreboard In UVM, transactions are compared bitwise, field by field This does not work for analog transactions When comparing analog behavior, a certain fuzziness is allowed Real-valued numbers can suffer from round-off errors which affect direct comparison 5 == 5.00000000000001 19

Checking Analog Transactions Fuzziness is hard to quantify As a first attempt, we used the cosine similarity to compare transactions X and Y are the transactions and X i and Y i are their parameters r is between -1 and 1 20

Checking Analog Transactions Examples with X = 1 2 3 : Y = 2 4 6 r = 1 Y = 1 2 3 r = 1 Y = 3 0 1 r = 0 Y = 1.2 1.8 3.3 r 0.996 21

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 22

Example Voltage Regulator Unmodified TL r = 0.89 Oscillation frequency reduced by factor 0.5 r = 0.24 23

Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring Analog Behavior Checking Analog Transactions Example Summary and Outlook 24

Summary and Outlook We presented a possible definition for analog transactions We showed, how this definition can be used to accomplish stimulation, monitoring and checking of analog circuitry or models 25

Thanks for attention! Questions? 26