Q330 Timing IRIS PASSCAL Instrument Center

Similar documents
EDL8 Race Dash Manual Engine Management Systems

This document last edited May 2015 for version Some commands may not be available in previous versions of firmware.

Introduction This application note describes the XTREME-1000E 8VSB Digital Exciter and its applications.

Synchronization Issues During Encoder / Decoder Tests

Sapera LT 8.0 Acquisition Parameters Reference Manual

1 OVERVIEW 2 WHAT IS THE CORRECT TIME ANYWAY? Application Note 3 Transmitting Time of Day using XDS Packets 2.1 UTC AND TIMEZONES

PowerMonic. FAQs [2/12]

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

SPG700 Multiformat Reference Sync Generator Release Notes

SignalTap Plus System Analyzer

RF4432 wireless transceiver module

A. Section Includes: Division 1 applies to this section. Provide GPS wireless clock system, complete.

A MISSILE INSTRUMENTATION ENCODER

WELDING CONTROL UNIT: TE 450 USER MANUAL

DDA-UG-E Rev E ISSUED: December 1999 ²

GALILEO Timing Receiver

Digital (5hz to 500 Khz) Frequency-Meter

SPG700, SPG8000A, SPG8000 Firmware Version 3.2 Release Notes

RF2TTC and QPLL behavior during interruption or switch of the RF-BC source

Training Note TR-06RD. Schedules. Schedule types

TV Synchronism Generation with PIC Microcontroller

35058-TE. PLJ-6LED-A LED Frequency Display Module Manual

Part 2. LV5333 LV5381 LV5382 LV7390 LV7770 LV7330 LV5838 LT4610 LT4600 LT4446 LT4100 LT4110 Accessories

VBOX 3i. 100Hz GPS Data Logger. Features

SPG8000A Master Sync / Clock Reference Generator Release Notes

VBOX 3i Dual Antenna Measures Slip and Pitch/Roll (RLVB3iSL)

PulseCounter Neutron & Gamma Spectrometry Software Manual

Precision testing methods of Event Timer A032-ET

ATS MS/s 8-Bit PCI Digitizer

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

A NEW METHOD FOR RECALCULATING THE PROGRAM CLOCK REFERENCE IN A PACKET-BASED TRANSMISSION NETWORK

ES /2 digit with LCD

Transmitter Interface Program

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

Sources of Error in Time Interval Measurements

RF4432F27 wireless transceiver module

VBOX 3i. 100Hz GPS Data Logger (VB3i-V3) Features

Locata Signal Interface Control Document

Synthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0. Dec

Application Note AN-708 Vibration Measurements with the Vibration Synchronization Module

The Measurement Tools and What They Do

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space

Operating Instructions

Standard RS232 RS ma

VBOX 3i Single Antenna

IP LIVE PRODUCTION UNIT NXL-IP55

REMOTE I/O R30 SERIES. PC CONFIGURATOR SOFTWARE Model: R30CFG Ver Users Manual

Arduino Nixie Clock Modular Rev3

BTV Tuesday 21 November 2006

Technical Description

DXP-xMAP General List-Mode Specification

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

This document is a reference document that shows the menus in the 5500sc, 9610sc and 9611sc analyzers. There are 3 top-level menus:

AE SERIES GPS MASTER CLOCK SYSTEMS

PCIe BASED TWO CHANNEL DATA ACQUISITION CARD

Isochronous & SBP3. November 2001 Slide 1

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

VBOX 3i Dual Antenna RTK

SPECIFICATION NO NOTE

AN-822 APPLICATION NOTE

013-RD

CLOCKIT TIMECODE PRODUCTS BY AMBIENT

Product Information. EIB 700 Series External Interface Box

Arduino Nixie Clock Classic Rev4 and Rev5 All In One Modular Rev2

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

SigPlay User s Guide

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

Quick Start Operating Instructions

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Signal Stability Analyser

Vorne Industries. 87/719 Analog Input Module User's Manual Industrial Drive Itasca, IL (630) Telefax (630)

Integrated Circuit for Musical Instrument Tuners

BE1-81O/U Frequency Protection. Washington State University Hands-On Relay School.

Space Weather Station Project. John Ackermann N8UR

Acquisition Control System Design Requirement Document

User Manual K.M.E. Dante Module

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

JAMAR TRAX RD Detector Package Power Requirements Installation Setting Up The Unit

Packet Voice Impairment Test (PVIT) on the Sage 930A-L3, 930i, and 935AT

SPECIFICATION NO Model 207 Automatic GTAW Welding System

Pre-processing of revolution speed data in ArtemiS SUITE 1

Scanning For Photonics Applications

Operating instructions Electronic preset counter Type series 717

VBOX3i Dual Antenna. Measures Slip and Pitch/Roll (RLVB3iSL) Features

Datasheet SHF A

Understanding the Limitations of Replaying Relay-Created COMTRADE Event Files Through Microprocessor-Based Relays

ExtIO Plugin User Guide

1. General principles for injection of beam into the LHC

Features. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

KNX Dimmer RGBW - User Manual

99 Washington Street Melrose, MA Fax TestEquipmentDepot.com OPERATION MANUAL. The Best Thing on Cable

Advanced Synchronization Techniques for Data Acquisition

Noise Detector ND-1 Operating Manual

EAN-Performance and Latency

R&S EDS300 DME/Pulse Analyzer Specifications

GFT Channel Slave Generator

The DataView PowerPad III Control Panel

Transcription:

Q330 Timing IRIS PASSCAL Instrument Center This document describes how the Quanterra 330 digital acquisition system keeps internal time, synchronizes internal time with a GPS clock, time stamps data, reports differences between internal and external time, and reports timing quality information. It also describes how the Baler, Socorro and Antelope time stamp data and handle phase errors and timing quality information. Internal Timing The Q330 keeps time internally using a Temperature Compensated Voltage Controlled Crystal Oscillator (TCVCXO) with a nominal drift rate of 0.1ppm (< 1 millisecond per day). When the Q330 powers up, the initial date and time is based on a time of day clock and is updated according to the oscillator thereafter. The time of day clock, which runs on internal batteries, maintains the date and time while Q330 power is off. Its batteries last about seven years. External Timing The Q330 contains a GPS engine (a Motorola M12) and an external antenna. By default, the GPS engine is configured to power down 3 hrs between obtaining satellite locks. It will stay powered until the oscillator is adjusted such that the phase difference between a GPS 1 Hz pulse and a 1 Hz pulse inside the Q330 have a phase error of < 5 µsec for 1 minute or until the GPS has been powered longer than a configurable maximum time limit (2 hours by default). Since the amount of time that the GPS engine remains powered depends on the length of time needed to adjust the TCVXCO, the time at which the GPS engine powers up varies as well. An exception to this is that the GPS engine will power up every 24 hours at a specified time to avoid precession of power cycling. Alternatively, the GPS can be powered continuously, powered only until a satellite lock is obtained, or powered for a set period of time. A typical timing cycle consists of the GPS clock obtaining a 3D satellite lock and returning UTC time. The Q330 compares the new UTC time with its internal clock time to determine the current phase error. The Q330 also adjusts its TCVCXO oscillation rate to decrease the difference between the GPS and internal clocks. Once the phase error has been reduced to within 5 µsec, the clocks have a phase locked loop. The Q330 adjusts the TCVCXO oscillation rate so that the phase error remains within 5 µsec for one minute before powering the GPS clock down. The Q330 retains the last measured phase error before switching the GPS engine off and applies this constant time correction to all data records acquired while the clock is unlocked. It also holds the TCVCXO rate at the rate obtained during the phase locked loop.

If the phase error exceeds the resync threshold programmed in the Q330 configuration (50 milliseconds is the default), the Q330 will interrupt sampling in order to resynchronize sampling with the GPS clock. This is a rare occurrence and usually indicates that reception is too poor to maintain phase lock loop tracking. If this occurs, network operators should recheck whether the equipment is working or whether the antenna should be moved. Time Stamps Q330: The Q330 packages data into 1 second data records and sends them to a Data Processor (DP) for repackaging into miniseed. Each data record, which is broken up into multiple fragments if it will not fit into a single QDP packet, includes a data record header with a sequence number that begins at zero when the Q330 is powered and increments each second. Each data record includes a channel that reports seconds offset since January 1, 2000 for the latest power up microsecond offset from the current second (a number from 0 to 999999) A DP queries the Q330 for the FIR filter delays for each data stream and constructs the start time of the data records as follows: time = data record sequence number + seconds offset + (µsec offset / 10 6 ) FIR delay This time is in floating point seconds since January 1, 2000 and must be converted into a date-time format by the DP before being written to the miniseed header. Time stamps for most miniseed records require interpolation, since the beginning of a miniseed record rarely coincides with the beginning of a data record and one miniseed record usually spans several seconds. How this is handled depends on the DP. Baler and Socorro: These DPs base time stamps and timing quality for miniseed records on the timestamp of the 1-second data record with the best clock quality that falls within the duration of the miniseed record. They extrapolate the time back to the beginning of the miniseed record based on the number of samples that precede this time stamp and the nominal sample rate. Antelope Real-time: Antelope s orb2db program constructs miniseed records and time tags them with respect to the beginning of a continuous data segment. At startup or after a time tear, the beginning of a 1-second Q330 data record, a miniseed record and a wfdisc entry will all coincide and have the same time stamp. Time stamps for subsequent miniseed records are calculated from this initial segment s start time, the number of samples and the sample rate. orb2db will use the nominal sample rate from the Q330 data record for this calculation if it is in agreement with the 1-second data record time stamps. Otherwise it uses a sample rate calculated from the number of samples and time stamps in the Q330 1-second data records. orb2db stores this calculated sample rate in the miniseed header as Blockette 100. Phase Error Reporting Baler and Socorro: These DPs report the phase error the difference between the GPS and internal clock while the GPS is locked as the LCE state of health channel. Between

GPS locks this channel reports the last measured phase error. The conversion factor for the LCE channel is 1 count per percent and its sample rate is 1 Hz. The Baler LOG channel also reports the phase error difference the difference between the newly measured phase error during a lock and the last phase error measured from the previous lock (the HOLD value). These differences are reported as a jump if it is less than the resync threshold and as a JUMP if it is larger. A JUMP can be several seconds in size; it is not limited in size to a single phase length. Antelope Real-time: This DP displays the most recent phase error measurement as a status parameter in the program dlmon. Clock Quality Reporting Q330: In each 1-second data record, the Q330 also sends a clock status bitmap the minutes since GPS lock was lost, and the clock phase loop status. It also will send the adjustment made to the TCVCXO in counts every 10 seconds and GPS status reason for GPS cold start (when applicable) as needed or requested. How this raw information is handled depends on the DP. Baler and Socorro: These DPs will construct the following SEED-style timing quality indicator using the clock status bitmap and time since lock was lost plus the Clock Logging parameters from the DP token: 100% - clock is LOCKED: it has a phase locked loop and its phase error is less < 5 µsec, 90% - clock is TRACKING: the GPS clock has a 3D fix on the satellites and the Q330 is adjusting its internal clock rate to reduce the phase error, 80% - the GPS engine has just powered on and is receiving time from the satellites, 10-60% - HOLD: the GPS is off and the phase error at the time of last unlock is held; its correction is applied to the data record headers until the next lock. Clock quality decreases by 1% for every 10 minutes that the GPS is unlocked to a minimum of 10%. 0% - the GPS clock has not locked since the Q330 powered up. A value of 80% or higher indicates that there is an external time reference present. The value drops immediately to 60% when the GPS engine powers down. The value will not fall below 10% unless the Q330 reboots.

Phase Error TRACKING TCVCXO adjustment HOLD - Oscillation rate adjustment Phase error reported SEED Timing Quality 90% Tracking Phase error 5 µsec HOLD this phase error correction applied to data headers 100% Phase lock loop is LOCKED 80% GPS just powered on, receiving time 60% GPS power is off 59% 58% Figure 1. Q330 timing as illustrated by the Baler LCE (phase error) and LCQ (timing quality) channels. These DPs report the SEED clock quality in blockette 1001 of the miniseed headers and (optionally) digitized as a miniseed channel (LCQ by default). The conversion factor is 1 count per percent and the sample rate is 1 Hz. MiniSEED channels reporting the number of minutes since lock was lost (LCL) and the oscillator adjustment value (VCO in counts) are also available. The ACE channel, which is not a time series, describes selected status parameters for the TCVCXO and GPS when changes occur and on a regular basis as configured in the Q330. Antelope Real-time: The Antelope DP makes the following regularly sampled raw timing information available as optional miniseed channels: TCVCXO adjustment in counts (channel data_vco or QVC by default), clock status bitmap (data_clk_qual or QCQ), GPS Phase lock loop status: 0 = not enabled, 1 = HOLD, 2 = TRACKING, 3 = LOCKED (data_clk_pll or QPL), and Time since lock was lost in seconds (data_clk_ltc or QCL). Antelope also preserves the GPS status and reason for cold start, but since these are reported only as needed, they are not available as miniseed channels. Antelope does

not calculate a SEED-style timing quality percentage as it does not use DP tokens nor does it write a blockette 1001 to the miniseed headers. A Note on Non-real-time Data Processed Using Antelope When Antelope is not serving as a DP but is packaging data from stand-alone stations into miniseed day volumes, it preserves the time stamps and timing quality information already in the data. Aknowlegements Many thanks to Joe Steim, Bob Busby, Danny Harvey, Dan Quinlan and Doug Neuhauser for valuable input into this document.