IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

Similar documents
Reconfigurable Neural Net Chip with 32K Connections

RedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision

Frame-free dynamic digital vision

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

A pixel chip for tracking in ALICE and particle identification in LHCb

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Amon: Advanced Mesh-Like Optical NoC

ni.com Digital Signal Processing for Every Application

1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series

Introduction to Data Conversion and Processing

Terahertz focal plane arrays for astrophysics and remote sensing

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

The Multistandard Full Hd Video-Codec Engine On Low Power Devices

Scan. This is a sample of the first 15 pages of the Scan chapter.

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

Clock Generation and Distribution for High-Performance Processors

Sharif University of Technology. SoC: Introduction

1. INTRODUCTION. Index Terms Video Transcoding, Video Streaming, Frame skipping, Interpolation frame, Decoder, Encoder.

ISELED - A Bright Future for Automotive Interior Lighting

Benchtop Portability with ATE Performance

Frame Processing Time Deviations in Video Processors

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

Metastability Analysis of Synchronizer

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

EE241 - Spring 2005 Advanced Digital Integrated Circuits

Why Use the Cypress PSoC?

L12: Reconfigurable Logic Architectures

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage.

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

Major Differences Between the DT9847 Series Modules

Synchronization Issues During Encoder / Decoder Tests

Chapter 6: Real-Time Image Formation

NDIA Army Science and Technology Conference EWA Government Systems, Inc.

Low Power Design: From Soup to Nuts. Tutorial Outline

High ResolutionCross Strip Anodes for Photon Counting detectors

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

Getting Started. Connect green audio output of SpikerBox/SpikerShield using green cable to your headphones input on iphone/ipad.

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Film Grain Technology

Optical clock distribution for a more efficient use of DRAMs

SPATIAL LIGHT MODULATORS

VLSI implementation of a skin detector based on a neural network

Portable in vivo Recording System

Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications

L11/12: Reconfigurable Logic Architectures

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

SiRX Single-Chip RF Front-End for Digital Satellite TV

Logic Analysis Basics

Logic Analysis Basics

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline

Lossless Compression Algorithms for Direct- Write Lithography Systems

The software concept. Try yourself and experience how your processes are significantly simplified. You need. weqube.

PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING

CBF500 High resolution Streak camera

Television History. Date / Place E. Nemer - 1

Scanning For Photonics Applications

Approaches to synchronize vision, motion and robotics

Clocking Spring /18/05

Clock Jitter Cancelation in Coherent Data Converter Testing

3. Configuration and Testing

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

ELEC 691X/498X Broadcast Signal Transmission Fall 2015

A video signal processor for motioncompensated field-rate upconversion in consumer television

MEMS Mirror: A8L AU-TINY48.4

RECOMMENDATION ITU-R BT.1203 *

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

V9A01 Solution Specification V0.1

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Data flow architecture for high-speed optical processors

VXI RF Measurement Analyzer

Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface

DAT335 Music Perception and Cognition Cogswell Polytechnical College Spring Week 6 Class Notes

VLSI Chip Design Project TSEK06

Data Converters and DSPs Getting Closer to Sensors

Chip-Scale Energy and Power... and Heat. Electrical and Computer Engineering Department, Georgia Tech University

CMOS Design of Focal Plane Programmable Array Processors

TransitHound Cellphone Detector User Manual Version 1.3

VNP 100 application note: At home Production Workflow, REMI

980 Protocol Analyzer General Presentation. Quantum Data Inc Big Timber Road Elgin, IL USA Phone: (847)

ESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large

An FPGA Based Solution for Testing Legacy Video Displays

Silicon PhotoMultiplier Kits

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

UNIT V 8051 Microcontroller based Systems Design

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

P.Akila 1. P a g e 60

Digital Audio Design Validation and Debugging Using PGY-I2C

A Fast Constant Coefficient Multiplier for the XC6200

Understanding Compression Technologies for HD and Megapixel Surveillance

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

Adaptive Key Frame Selection for Efficient Video Coding

Elegance Series Components / New High-End Audio Video Products from Esoteric

LOW POWER & AREA EFFICIENT LAYOUT ANALYSIS OF CMOS ENCODER

Troubleshooting EMI in Embedded Designs White Paper

2 MHz Lock-In Amplifier

Transcription:

IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1

Living in an analog world The world is analog Many different levels to sense Sight, sound, touch, taste, smell Analog interfaces are uniquely suited for each environment Increasingly, we turn to machines to help interpret the world for us Interface through sensors and actuators with computation being performed in digital machines e.g. microprocessors, cellphones, CPUs, etc. Digital computation is robust, easily configurable, and widespread 2

Analog-digital interface A D -Mostly digital Analog world is directly sampled into the digital domain e.g. all-digital implementations A D -Mostly analog Analog world is processed and interpreted in analog e.g. traditional analog implementations The placement of the boundary between analog and digital is flexible But transitions are expensive All-digital approach: send raw sensor data to digital domain Places the burden upon the analog-digital interconnect and digital processing power consumption All-analog approach: all-analog signal processing Often highly task specific which increases development time and reduces generalization to other applications 3

Analog-digital interface smart sensors A D -Mostly digital Analog world is directly sampled into the digital domain e.g. all-digital implementations A D -Mostly analog Analog world is processed and interpreted in analog e.g. traditional analog implementations The placement of the boundary between analog and digital is flexible But transitions are expensive Smart sensors and actuators Learning and interpretation of analog information Adaptation in analog sensor and actuator operation 4

Analog-digital interface Since the transition from analog domain to digital domain is expensive, only transmit what is necessary. Maximize information content of each digital bit Minimize transfer of redundant information Analog sensor interface Objective Operate analog circuits in high efficiency regime for low-power performance Integrated local analog signal processing circuitry results in sparse data being transferred to the digital domain Extract features of interest from sensors in the analog domain Transmit as digital events to the digital domain meaning? 0 1 0 0 1 0 Analog to digital encoding 5

Event-based sensing approach Each digital event encodes a feature of interest from the sensor Event encoding Feature selection Select what is and is not a feature from sensor data Decide what feature information to transmit for each event (i.e. spatial position, temporal position, etc.) Event decoding Digital processor must now interpret and understand what each event means Describes features of object as timebased digital events 0 1 0 0 1 0 Analog to digital encoding 6

Dynamic vision sensor (DVS) Frame-free image (scene) processing Only transmits individual pixel information when has a change in relative log intensity Characteristics Low bandwidth Low power consumption Low computational requirements High sensor dynamic range Technical specifications 128x128 resolution, 120dB dynamic range, 23mW power consumption, 2.1% contrast threshold mismatch, 15us latency http://www.youtube.com/embed/5nnoq1gq4sc Lichtsteiner, et. al. (ISSCC 2006, JSSC 2008)

A silicon retina that reproduces signals in the optic nerve Frame-free image (scene) processing Only transmits individual pixel information when has a change in relative log intensity Event decoding scheme ON activity corresponds to bright pixels and OFF activity corresponds to dark pixels Technical specifications <100mW power consumption, 3.5mm x 3.3 mm Zaghloul, et. al. (J. Neural Eng. 2006) 8

Convolution chips for image processing Event-based image processing Frame-free event-based image processing of asynchronous events On-the-fly processing of events results in 2-D filtered version of the input flow Characteristics Arbitrary kernel size and shape Technical specifications 32x32 pixel 2-D convolution event processor, 155ns event latency between output and input, 20Meps input rate, 45 Meps output rate, 350nm CMOS, 4.3x5.4mm 2, 200mW at maximum kernel size and maximum input event rate Linares-Barranco, et. al. (TCAS 2011)

Silicon cochlea architecture Input sound Seek to emulate cochlea performance and functionality by emulating cochlea biological architecture in silicon -2 nd order LPF bank -Transform into analog signal -Transform into digital neural event signal Chan, et. al. (TCAS I 2007) Digital events -Each event is a data packet describing event source (LPF) and event time

Reconstructed silicon cochlea data Input sound PC reconstructs the output digital event information by sorting by channel (LPF) number and then aligning according to time stamp information. Silicon cochlea Digital events channel number PC time

Example data with pure tones (for one channel) 300 Hz pure tone 750 Hz pure tone Simple real-time data processing procedure Count the time difference between events (interspike interval, ISI) for each channel channel number time channel number time Arrange the ISIs into a histogram A peak in the ISI histogram indicates a resonant frequency response bin count bin count ISI ISI

Sound Discrimination Example coo sound hiss sound Wav file FFT ISI histogram

3-D integrated silicon neuromorphic processor Park, et. al. (ISCAS 2012) Receiver Sender Hierarchical address-event routing (HiAER) Top metal 65,000, two-compartment neurons Conductance-based integrate and fire array transceiver (IFAT) 65 million, 32-bit virtual synapses Conductance-based dynamical synapses Dynamic table-look in embedded memory (2Gb DRAM) Locally dense, globally sparse synaptic interconnectivity Hierarchical address-event routing (HiAER) Dynamically reconfigurable Asynchronous spike event I/O interface 5 mm TSV HiAER IFAT (Analog CMOS) HiAER (Digital CMOS) DRAM 5 mm 0.13 m CMOS 5 mm IFAT Top metal I/O pad 0.13 m CMOS 5 mm 14

Event-driven framework Provide background on motivation Event-based approach relies upon temporal encoding to communicate signals. The time of the event is the key parameter, not the voltage value. Event-encoding is robust against additive noise. Coincidence detection performs efficient spikebased computation coincidence detection two or more arriving events result in a stronger response than a single arriving event applications event-driven sensing sensors are only on when something important happens event-driven computation information is sparsely represented with events Yu, et. al. (EMBC 2012) Theodore Yu UCSD Integrated Systems Neuroengineering Lab

Temporal code and synchrony At a local scale, neurons perform coincidence detection within temporal integration window. At a network scale, the temporal delay information in events models the spatial distribution between neurons. Each scene of interest can be encoded as a unique combination of features Input pattern 10ms delay 5ms delay Coincidence? Yes or no? 4ms delay 16

Temporal code and synchrony example Event at t = 7ms Event at t = 3ms 10ms delay 5ms delay Coincidence? No! Event at t = 8ms 4ms delay Event at t = 7ms Event at t = 2ms 10ms delay 5ms delay Coincidence? Yes! Event at t = 8ms 4ms delay 17

Summary Analog event-based sensing Since the transition from analog domain to digital domain is expensive, only transmit what is necessary. Maximize information content of each digital event through encoding of features in analog domain Minimize transfer of redundant information for sparse digital signal processing Applications Visual and acoustic sensors for event-encoding of features Event-based processor performs event-decoding of features utilizing coincidence detection in neural synchrony 18

Thank you 19