An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

Similar documents
International Journal of Engineering Research-Online A Peer Reviewed International Journal

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Suverna Sengar 1, Partha Pratim Bhattacharya 2

Design on CIC interpolator in Model Simulator

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

Design & Simulation of 128x Interpolator Filter

A review on the design and improvement techniques of comb filters

DDC and DUC Filters in SDR platforms

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

Implementation and Analysis of Area Efficient Architectures for CSLA by using CLA

ISSN:

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Research Article Low Power 256-bit Modified Carry Select Adder

Implementation of Low Power and Area Efficient Carry Select Adder

An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY

An Efficient 64-Bit Carry Select Adder With Less Delay And Reduced Area Application

Distributed Arithmetic Unit Design for Fir Filter

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

LogiCORE IP CIC Compiler v2.0

DESIGN OF LOW POWER AND HIGH SPEED BEC 2248 EFFICIENT NOVEL CARRY SELECT ADDER

A Fast Constant Coefficient Multiplier for the XC6200

128 BIT MODIFIED CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER

Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.

CHAPTER 4 RESULTS & DISCUSSION

THE USE OF forward error correction (FEC) in optical networks

Research Article Design and Implementation of High Speed and Low Power Modified Square Root Carry Select Adder (MSQRTCSLA)

LUT Optimization for Memory Based Computation using Modified OMS Technique

WINTER 15 EXAMINATION Model Answer

FPGA Realization of Farrow Structure for Sampling Rate Change

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Memory efficient Distributed architecture LUT Design using Unified Architecture

The main design objective in adder design are area, speed and power. Carry Select Adder (CSLA) is one of the fastest

Radar Signal Processing Final Report Spring Semester 2017

FPGA Hardware Resource Specific Optimal Design for FIR Filters

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

Hardware Modeling of Binary Coded Decimal Adder in Field Programmable Gate Array

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder

An Efficient High Speed Wallace Tree Multiplier

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

Research Results in Mixed Signal IC Design

A HIGH SPEED CMOS INCREMENTER/DECREMENTER CIRCUIT WITH REDUCED POWER DELAY PRODUCT

Guidance For Scrambling Data Signals For EMC Compliance

Metastability Analysis of Synchronizer

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Adaptive Fir Filter with Optimised Area and Power using Modified Inner-Product Block

Design of BIST with Low Power Test Pattern Generator

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

Digital Correction for Multibit D/A Converters

VLSI IEEE Projects Titles LeMeniz Infotech

Syed Muhammad Yasser Sherazi CURRICULUM VITAE

Design and Analysis of Modified Fast Compressors for MAC Unit

Design of Memory Based Implementation Using LUT Multiplier

Hardware Implementation of Viterbi Decoder for Wireless Applications

A Symmetric Differential Clock Generator for Bit-Serial Hardware

Implementation of High Speed Adder using DLATCH

Inside Digital Design Accompany Lab Manual

Introduction to Data Conversion and Processing

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

A Low Power Delay Buffer Using Gated Driver Tree

High Performance Carry Chains for FPGAs

Decade Counters Mod-5 counter: Decade Counter:

A Review on Hybrid Adders in VHDL Payal V. Mawale #1, Swapnil Jain *2, Pravin W. Jaronde #3

Low Power VLSI CMOS Design An Image Processing Chip for RGB to HSI Conversion

Design And Implimentation Of Modified Sqrt Carry Select Adder On FPGA

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

COMPUTATIONAL REDUCTION LOGIC FOR ADDERS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

Sensor Development for the imote2 Smart Sensor Platform

Techniques for Extending Real-Time Oscilloscope Bandwidth

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

Design of Modified Carry Select Adder for Addition of More Than Two Numbers

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN

LogiCORE IP CIC Compiler v3.0

ALONG with the progressive device scaling, semiconductor

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Clock Gating Aware Low Power ALU Design and Implementation on FPGA

A Flash Time-to-Digital Converter with Two Independent Time Coding Lines. Ryszard Szplet, Zbigniew Jachna, Jozef Kalisz

Retiming Sequential Circuits for Low Power

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

An MFA Binary Counter for Low Power Application

Logic Design Viva Question Bank Compiled By Channveer Patil

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

A MULTIPLIERLESS RECONFIGURABLE RESIZER FOR MULTI-WINDOW IMAGE DISPLAY

Implementation of Dynamic RAMs with clock gating circuits using Verilog HDL

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Memory Efficient VLSI Architecture for QCIF to VGA Resolution Conversion

FPGA Digital Signal Processing. Derek Kozel July 15, 2017

Transcription:

MPRA Munich Personal RePEc Archive An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter Roita Teymouradeh and Masuri Othman UKM University 15. May 26 Online at http://mpra.ub.uni-muenchen.de/4616/ MPRA Paper o. 4616, posted 3. September 212 9:49 UTC

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter Roita Teymouradeh, IEEE Student Member, Masuri Bin Othman VLSI Design Center, Institute of Microengineering and anoelectronics (IME) Universiti Kebengsaan Malaysia, 436 Bangi, Selangor, Malaysia roita6@vlsi.eng.ukm.my Abstract - The over sampling technique has been shown to increase the SR and is used in many high performance system such as in the ADC for audio and DAT systems. This paper presents the design of the decimation and its VLSI implementation which is the subcomponent in the over sampling technique. The design of three main units in the decimation stage that is the Cascaded Integrator Comb (CIC) filter, the associated half band filters and the droop correction are also described. The Verilog HDL code in Xilinx ISE environment has been derived to describe the CIC filter properties and downloaded in to Virtex II FPGA board. In the design of these units, we focus on the trade-off between the speed improvement and the power consumption as well as the silicon area for the chip implementation. I. ITRODUCTIO The most popular A/D converters for audio applications are realied based on the use of over sampling and sigma-delta ( Δ) modulation techniques followed by decimation process [1]. Oversampled Sigma delta ( Δ) modulator provides high resolution sample output in contrast to the standard yquist sampling technique. However at the output, the sampling process is needed in order to bring down the high sampling frequency and obtain high resolution. The CIC filter is a preferred technique for this purpose. In 1981, Eugene Hogenauer [2] invented a new class of economical digital filter for decimation called a Cascaded Integrator Comb filter (CIC) or recursive comb filter. This filter worked with sampling frequency of 5 MH. Additionally the CIC filter does not require storage for filter coefficients and multipliers as all coefficients are unity [3]. Furthermore its onchip implementation is efficient because of its regular structure consisting of three basic building blocks, minimum external control and less complicated local timing is required and its change factors is reconfigurable with the addition of a scaling circuit and minimal changes to the filter timing. It is also used to perform filtering of the out of band quantiation noise and prevent excess aliasing introduced during sampling rate decreasing. Hence enhanced high speed will be key issue in chip implementation of CIC decimators. In 1998, Garcia [4] designed Residue umber System (RS) for pipelined Hogenauer CIC. Compared to the two s complement design, the RS based Hogenaur filter enjoys an improved speed advantage by approximately 54%. Similar structure by Meyer-Baese [5] has been implemented to reduce the cost in the Hogenauer CIC filter which shows that the filter can operate up to imum clock frequency of 164.1 MH on Altera FPLD and 82.64 MH on Synopsys cell-based IC design. This paper shows the implementation of the high speed CIC filters which are consist of three parts, integrator, comb and down sampler. The CIC filter is considered as recursive filter because of the feedback loop in integrator circuit and it can work with imum throughput of 19 MH. The next section describes the mathematical formulation and block diagram of CIC filters in detail. Enhanced high speed architecture is explained in section III. Section IV shows implementation and design result in brief. Finally conclusion is expressed in section V. II. DEVELOPMET OF A DECIMATIO FILTER The purpose of the CIC filter is twofold; firstly to remove filtering noise which could be aliased back to the base band signals and secondly to convert high sample rate m-bit data stream at the output of the Sigma-delta modulator to n-bit data stream with lower sample rate. This process is also known as decimation which is essentially performing the averaging and a rate reduction functions simultaneously.

Figure 1 shows the decimation process using CIC filter. Fig. 2 One-stage of CIC filter block diagram Fig. 1 Digital Decimation Process The two half band filters [6] are used to reduce remain sampling rate reduction to the yquist output rate. First half band filter and second half band filter make the frequency response more flat and sharp similar to ideal filter frequency response. Droop correction filter is allocated to compensate pass band attenuation which is created by the CIC filter. The frequency response of overall system will be shown in section V. Table 1 shows filter specification in decimation process. TABLE I FILTER SPECIFICATIOS Pass band (kh) Stop band (kh) Transition band (kh) CIC filter 7 384 377 First half band filter 32 17 138 Droop Correction 32 7 38 Second half band filter 21.77 26.53 4.76 III. PRICIPLE OF CIC FILTER STRUCTURE The CIC filter consist of stages of integrator and comb filter which are connected by a down sampler stage as shown in figure 1 in domain. The CIC filter has the following transfer function: RM (1 ) ( ) H I ( ). H C ( ) 1 (1 ) RM 1 k ( ) k H (1) where is the number of stage, M is the differential delay and R is the decimation factor. In this paper,, M and R have been chosen to be 5, 1 and 16 respectively to avoid overflow in each stages., M and R are parameters to determine the register length requirements necessary to assure no data loss. Equation (1) can be express as follow: H ( ) RM 1 k From the equation, the imum register growth/width, G can be expressed as: G RM (3) In other word, G is the imum register growth and a function of the imum output magnitude due to the worst possible input conditions [2]. If the input data word length is B, most significant bit (MSB) at the filter output, given by: ( RM 1) k k h( k) k RM 1 k 1 RM 1 in B B [ log 2 R B in 1] (4) In order to reduce the data loss, normally the first stage of the CIC filter has imum number of bit compared to the other stages. Since the integrator stage works at the highest oversampling rate with a large internal word length, decimation ratio and filter order increase which result in more power consumption and speed limitation. III. SPEED IMPROVEMET A.Truncation for low power & high speed Truncation means estimating and removing Least Significant Bit (LSB) to reduce the area requirements on chip and power consumption and also increase speed of calculation. Although k k RM RM 1 k k (2) is

this estimation and removing introduces additional error, the error can be made small enough to be acceptable for DSP applications. Figure 3 illustrates five stages of the CIC filter when B is 25 bit so truncation is applied to reduce register width. Matlab software helps to find word length in integrator and comb section. Fig. 3 Five-stages of truncated CIC filter B. Pipeline structure One way to have high speed CIC filter is by implementing the pipeline filter structure. Figure 4 shows pipeline CIC filter structure when truncation is also applied. In the pipelined structure, no additional pipeline registers are used in integrator part. So that hardware requirement is the same as in the non-pipeline [7]. The CIC decimation filter clock rate is determined by the first integrator stage that causes more propagation delay than any other stage due to imum number of bit. So it is possible to use a higher clock rate for a CIC decimation filter if a pipeline structure is used in the integrator stages, as compared to nonpipelined integrator stages. The clock rate in integrator section is R times higher than in the comb section. MH when the pipeline structure is used for all the CIC parts consisting of integrator, comb and down sampler. C. Modified Carry look-ahead Adder (MCLA) The other technique to increase speed is using Modified Carry Look-ahead Adder. The Carry Look-ahead adder (CLA) is the fastest adder which can be used for speeding up purpose but the disadvantage of the CLA adder is that the carry logic is getting quite complicated for more than 4 bits so Modified Carry Look-ahead Adder (MCLA) is introduced to replace as adder. This improve in speed is due to the carry calculation in MCLA. In the ripple carry adder, most significant bit addition has to wait for the carry to ripple through from the least significant bit addition. Therefore the carry of MCLA adder has become a focus of study in speeding up the adder circuits [8]. The 8 bit MCLA structure is shown in Figure 5. Its block diagram consists of 2, 4-bit module which is connected and each previous 4 bit calculates carry out for the next carry. The CIC filter in this paper has five MCLA in integrator parts. The imum number of bit is 25 and it is decreased in next stages. So it truncated respectively to 25, 22, 2, 18 and 16 bit in each adder, left to right otice that each 4-bit adder provides a group propagate and generate Signal, which is used by the MCLA Logic block. The group Propagate P G and Generate G G of a 4- bit adder will have the following expressions: G G 3 3 p3 g2 p3. g1 p3. P G p. p (5) g. g (6) The most important equations to obtain carry of each stage have been defined as below: c c1 ( c c2 g1 ( g) ( p. c) 3 g2 ( g1) ( g) ( p. c) 4 g3 ( p3. g2) ( p3. g1) ( p3. g ( p3. p. c ) c g p. ) (7) (8) (9) ) (1) Fig. 4 Five-stage of truncated pipeline CIC filter Previously, the pipeline structure for CIC filter was applied just for integrator part since the imum clock rate is determined by the integrator. The above architecture showed that the imum throughput was increased by 2 Calculation of MCLA is based on above equations. 8-Bit MCLA Adder could be constructed continuing along in the same logic pattern, with the MSB carry-out resulting from OR & AD gates. The Verilog code has been written to implement addition. The MCLA Verilog code was downloaded to the Xilinx

Amplitude(dB) ICSE26 Proc. 26, Kuala Lumpur, Malaysia FPGA chip. From Xilinx ISE synthesie report, it was found minimum clock period is 3.71ns (Maximum Frequency is 27 MH). Figure 7 shows the Droop correction filter result. This filter design a low pass filter with pass band having the shape of inverse the CIC filter frequency response. So it compensates amplitude droop cause of the CIC filter and makes whole system frequency response flat..25 SIC, Droop Correction and First Half-band Filters.2.15.1.5 -.5 -.1 -.15 -.2 Fig. 5 The 8 bit MCLA structure V. IMPLEMETATIO After the sigma delta modulator, the sampling rate must be reduced to 48 KH which is the yquist sampling rate. This is carried out in 4- stages. The first stage involves the reduction of the sampling frequency by the decimation factor of 16. This is done by the CIC filter. The remaining 3 stages involve the reduction of the sampling frequency by the decimation factor of 2 only which are carried out by the first half band, droop correction and the second half band respectively. Figure 6 illustrate the frequency response of the overall decimation filter when the sampling frequency is 6.144 MH. -.25.2.4.6.8 1 1.2 1.4 1.6 1.8 2 Frequency (H) x 1 4 Fig. 7: Droop Correction effect on frequency response Figure 8 shows the measured baseband output spectra before (Figure 8(a)) and after (Figure 8(b)) the decimation functions. (a) (b) Fig. 6 The frequency response of overall decimation filter Fig. 8 Signal spectra (a) Output sigma delta modulator SR (b) Output CIC filter SR

The CIC filter Verilog code was written and simulated by Matlab software. The signal to noise ratio is 141.56 db in sigma delta modulator output and it is increased to 145.35 db in the decimation stages. To improve the signal to noise ratio, word length of recursive CIC filter should be increased but the speed of filter calculation is also decreased. The chip layout on Virtex II FPGA board has been shown in Figure 9. Fig. 9 The core layout on FPGA board IV. COCLUSIO Recursive CIC filters have been designed and investigated. Enhanced high Speed CIC filters was obtained by three ways. The pipeline structure, using the modified carry look-ahead adder (MCLA) and truncation lead us to have high speed CIC filter with the imum throughput of 19 MH. The evaluation indicates that the pipelined CIC filter with MCLA adder is attractive due to high speed when both the decimation ratio and filter order are not high as stated in the Hogenauer Comb filter. Since the first stage of the CIC filter require imum word length and also because of the recursive loop in its structure, the reduction in power consumption is limited by the throughput. Thus the truncation will reduce the power consumption and the number of calculation. The power consumption computed using CAD tools (Cadence and Synopsys) and.18 μm Silterra technology library gives 3.5 mw power consumption at imum clock frequency. REFERECE [1] T. Ritoniemi, E.Pajarre. S. Ingalsuo, T. Husu, V. Eerola, and T. Saramiiki, A Stereo Audio Sigma-delta AD-Converter. IEEE J. Solid state Circ., Vol.29, no.12, pp.1514-1523, Dec. (1994). [2] E.B. Hogenauer, An Economical Class of digital filters for Decimation and interpolation, IEEE Transactions on Acoustics, Speech, and Signal Prosessing, Vol. ASSP-29,pp.155-162, April (1981). [3] S. Park, Principles of Sigma-delta Modulation for Analog-to-Digital Converters, Motorola Inc, APR8/D Rev.1, (199). [4] A.Garcia, U. Meyer-Baese & F. Taylor, Pipelined Hogenauer CIC Filters Using Field- Programmable Logic and Residue umber System. Acoustics, Speech and Signal processing IEEE International Conference,Vol. 5, pp.385-388 (1998). [5] U. Meyer-Baese, S. Rao, J. Ramire, & A. Garcia, Cost-effective Hogenauer Cascaded Integrator Comb Decimator Filter Design for custom ICs. IEE Electronic journal. Vol. 41, no. 3, pp. 158-16 (25). [6] P. B. Brandt & A. Bruce. Wooley, A Low- Power, Area-Efficient Digital Filter for Decimation and Interpolation. IEEE Journal of Solid-State Circuits, Vol. 29, no.6, June (1994). [7] Y. Djadi and T. A. Kwasniewski, C. Chan and V. Swarc, A high throughput Programmable Decimation and Interpolation Filter, Proceeding of International Conference on Signal Processing Applications and Technology, pp.1743-1748, (1994). [8] D.M. Ciletti, Advanced Digital design with the Verilog HDL, Prentice Hall, Department of Electrical and Computer Engineering University of Colorado at Colorado Springs, (23). [9] S. M. Mortaavi, S. M. Fakhraie & O. Shoaei. A Comparative Stydy and Design of Decimation Filter For high-precision Audio Data Converters, The 17 IEEE international conference on microelectronics. pp.139-143, (25).

2024 © artsdocbox.com Privacy Policy | Terms of Service | Feedback