ASP-DAC 2016 Conference Program at A Glance (Final)

Similar documents
L11/12: Reconfigurable Logic Architectures

L12: Reconfigurable Logic Architectures

Sharif University of Technology. SoC: Introduction

IoT SUMMIT. MWC Shanghai 28 June Graham Trickey Head of IoT Programme GSMA

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

A Brief Overview of Existing Tools for Testing the Internet-of-Things

IoT TechConnect: A Survival Guide To IoT

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

EXHIBITOR & SPONSORSHIP PROSPECTUS. April 18-20, 2018 Boston, MA Hynes Convention Center #ESACon18

New Technologies: 4G/LTE, IOTs & OTTS WORKSHOP

Why FPGAs? FPGA Overview. Why FPGAs?

LSST 2018: August 13-17, 2018

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Power Device Analysis in Design Flow for Smart Power Technologies

Model ASEM October 2014 in Milan, Italy

EDUCATION Masters of Science in Recording Arts 2014 University of Colorado Denver Denver, Colorado

Clock Gating Aware Low Power ALU Design and Implementation on FPGA

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Internet of Things: Networking Infrastructure for C.P.S. Wei Zhao University of Macau December 2012

CINEASIA 2018 SCHEDULE OF EVENTS DECEMBER. Welcome Remarks and Keynote Address Dr. Man-Nang Chong, Founder, Chairman and CEO, GDC Technology

Using the Quartus II Chip Editor

ADVANCED MICRO DEVICES, 2 CADENCE DESIGN SYSTEMS

Advanced System LSIs for Home 3D Systems

RedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

Low Power Design: From Soup to Nuts. Tutorial Outline

System Quality Indicators

CELEBRATING THE AMERICAN ACADEMY OF AUDIOLOGY S 30TH ANNIVERSARY AND PROSPECTUS. AAAConference.org APRIL #AAAConf18

White Paper. Mixed Signal Design & Verification Methodology for Complex SoCs

Digital Integrated Circuits EECS 312. People. Exams. Purpose of Course and Course Objectives I. Grading philosophy. Grading and written feedback

What you need to know about IoT platforms. How platforms stack up in IoT

Model- based design of energy- efficient applications for IoT systems

Why Use the Cypress PSoC?

Approaches to synchronize vision, motion and robotics

Methodology. Nitin Chawla,Harvinder Singh & Pascal Urard. STMicroelectronics

Model ASEM October 2014 in Milan, Italy

for Digital IC's Design-for-Test and Embedded Core Systems Alfred L. Crouch Prentice Hall PTR Upper Saddle River, NJ

Introduction to Data Conversion and Processing

Programme overview April 3rd - 4th Industry Days 2014

Innovative Fast Timing Design

Field Programmable Gate Arrays (FPGAs)

3 rd International Conference on Smart and Sustainable Technologies SpliTech2018 June 26-29, 2018

CINEASIA 2018 SCHEDULE OF EVENTS DECEMBER. Official Presenting Sponsor of CineAsia

CHAPTER 8 CONCLUSION AND FUTURE SCOPE

Electronic & Electrical Engineering. Your Feedback on Stage 2. Information for Stage 2 Students April Electronic & Electrical Route

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications

Overcoming challenges of high multi-site, high multi-port RF wafer sort testing

Emerging IoT Technologies for Smart Cities

Exhibitor Prospectus Launching Innovation. Defining Success. November 4 6, 2010 Orlando, Florida swe.org/we10

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

Middle Atlantic Planetarium Society - Spaceship Earth Educating Its Crew! Delegate- Conference Registration July 17-20, 2013

IERC Standardization Challenges. Standards for an Internet of Things. 3 and 4 July 2014, ETSI HQ (Sophia Antipolis)

Designing for the Internet of Things with Cadence PSpice A/D Technology

Digital Integrated Circuits EECS 312

Investigation of Look-Up Table Based FPGAs Using Various IDCT Architectures

SignalTap Analysis in the Quartus II Software Version 2.0

IoT Technical foundation and use cases Anders P. Mynster, Senior Consultant High Tech summit DTU FORCE Technology at a glance

57th FITCE Congress, UK Delivery and Consumption of Digital Media 6-7 September 2018, MediaCityUK, Salford PROGRAMME

Impact of the IoT on your business and professional life Changing the way we live and work

Inc. Internet of Things. Outcome Economy. to Win in the. How Your Company Can Use the

Logic synthesis for post-cmos technologies

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family

ET398 LAB 4. Concurrent Statements, Selection and Process

EXHIBITOR GUIDE MARK YOUR CALENDAR SEPTEMBER 23-26, 2018 INDIANA TOWNSHIP ASSOCIATION ANNUAL EDUCATION CONFERENCE JULY 1 >>>HOTEL ROOM BLOCKS OPEN

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics

This Chapter describes the concepts of scan based testing, issues in testing, need

Addressing the technical challenges for enterprises deploying IoT solutions

CAD Tool Flow for Variation-Tolerant Non-Volatile STT-MRAM LUT based FPGA

A Vision of IoT: Applications, Challenges, and Opportunities With China Perspective

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

Dr. Tanja Rückert EVP Digital Assets and IoT, SAP SE. MSB Conference Oct 11, 2016 Frankfurt. International Electrotechnical Commission

TKK S ASIC-PIIRIEN SUUNNITTELU

Digital Integrated Circuits A Design Perspective Solution

The Design of Teaching Experiment System Based on Virtual Instrument Technology. Dayong Huo

EN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014

EXOSTIV TM. Frédéric Leens, CEO

Standard for an Architectural Framework for the Internet of Things

IoT Challenges & Testing aspects. Alon Linetzki, Founder & CEO QualityWize

WINTER THE LIBRARY THURSDAY, DECEMBER 13, 2018 Open House 6 PM to 8 PM Santa will visit at 7 PM for Pictures

Coralua 2018 has three main activities for all participants attending to the festival:

Micro-Electro-Mechanical Systems MEMs Sensors: Market Strategies and Forecasts, Worldwide,

Techniques for Yield Enhancement of VLSI Adders 1

The Internet of Things (IoT) has many potential implications for the manufacturing sector. Revolution in the making

Equivalence Checking using Assertion based Technique

A Bird s Eye View on Internet of Things

Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs)

Embedded System Design

VLSI Chip Design Project TSEK06

The Digital Media Commons

7 DESIGN ASPECTS OF IoT PCB DESIGNS JOHN MCMILLAN, MENTOR GRAPHICS

Finalized June 8, 2018

Testing Digital Systems II

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

MEMBER APPRECIATION WEEK MAY SCHEDULE OF EVENTS

Scalable Foveated Visual Information Coding and Communications

IC Mask Design. Christopher Saint Judy Saint

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Internet of Things hiotron Custom IOT Solution Development

Transcription:

ASP-DAC 2016 Conference Program at A Glance (Final) 25 Jan 2016 (Mon) 09:00~11:30 12th International Workshop on Compact Modeling (IWCM) Program 09:00~12:00 Tutorial 1: Machine Learning and Neuromorphic Computing Acceleration Organizer: Yiran Chen (University of Pittsburgh) Speakers: Yu Wang (Tsinghua University) & Yiran Chen (University of Pittsburgh) Tutorial 2: Directed Self-Assembly Lithography (DSAL): Mask Synthesis and Circuit Design Organizer: Youngsoo Shin (KAIST) Speakers: Youngsoo Shin (KAIST) & Seongbo Shim (Samsung) 14:00~16:30 12th International Workshop on Compact Modeling (IWCM) Program 14:00~17:00 18:00~20:00 Tutorial 3: Uncertainty Quantification for Electronic Systems: State of the Art and Recent Progress Organizer: Luca Daniel (MIT) Speakers: Luca Daniel (MIT) & Zheng Zhang (MIT, and Argonne National Labs) Tutorial 4: Energy-efficient Data Analytics: Thousand-core Accelerator In-Memory with Reconfigurable I/Os Organizer & Speaker: Hao Yu (Nanyang Technological University) Welcome Reception (Location: N1-G008, University of Macau) 26 Jan 2016 (Tue) 08:30~09:00 09:00~10:00 10:00 ~ 10:20 Opening Ceremony Keynote Addresses I--"The Next Decade", Alessandro Cremonesi, Group Vice President, General Manager of ST Central Labs at STMicroelectronics 1S. University Design Contest 1A. The Optimization of Memory Architecture and Management 1B. Secure Embedded Systems & IoT 1C. Design for Directed Self-Assembly 2001 2002 2003 2005 1009 1022 1185 1247 1017 1112 1186 1222 1027 1068 1098 1179 2006 2007 2008 2009 2010 2011 2012 2013

12:00~13:30 Lunch/Poster Discussion 13:50~15:30 2S (Special Session) Designing with Spintronics: Recent Developments and Upcoming Challenges 2A. Advances in Verification 2B. System Simulation and Testing 2C. Advanced Issues in Floorplanning and Placement 15:30~15:50 1304 1305 1306 1047 1164 1215 1261 1091 1139 1231 1248 1104 1143 1233 1243 15:50~17:30 3S (Special Session) High-Level Synthesis Now, the Future, and the "Dark Secrets" 3A. Robust Timing Analysis and Optimization 3B. Low Power in Deep Sub-Micro: From Architecture to Physical Design 3C. Emerging Devices for Energy Efficient Computing 17:45~19:45 1308 1309 1310 1311 1130 1131 1132 1252 1120 1136 1182 1275 1086 1148 1184 1211 ACM SIGDA Student Research Forum 27 Jan 2016 (Wed) 09:00~10:00 10:00~10:20 Keynote Addresses II--"Systems of Systems - The Next Frontier of Semiconductor", Qi Wang, VP and Chief of Staff to the CEO at Cadence Design Systems, Inc. 4S (Special Session) Design Challenges for Energy- Efficient IoT Edge Devices 4A. Taking Advantages of Uncertainty in System Optimization 4B. Security and Reliability in Emerging Devices 4C. Routing 12:00~13:30 13:50~15:55 15:55~16:15 1325 1326 1327 1334 1073 1138 1153 1259 1019 1020 1236 1242 1090 1096 1107 1189 5S (Special Session) Cross-Layer Resilience: Snapshots from the Frontier of Design 5A (Special Session) Design Automation of Energy-Efficient Smart Buildings and Smart Cars Lunch 1312 1313 1314 1315 1316 1317 1318 1319 1056 1057 1192 1196 1029 1081 1084 1166 5B. Advanced Embedded Software Techniques: Sensing, Computation, and Storage 1200 1260 5C. Advances in Logic Synthesis 19:00-21:30 Banquet (Location: Convention and Exhibition Center, Macau Fisherman's Wharf) 28 Jan 2016 (Thu)

08:30~10:00 Joint-Keynote III--"Majority-based Synthesis for Nanotechnologies", Giovanni De Micheli, Professor, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland Joint-Keynote III--"A Scalable Communication-Aware Compilation Flow for Programmable Accelerators, Jason Cong, Chancellor's Professor, UCLA Computer Science Department Director, Center for Domain-Specific Computing Joint-Keynote III--"Software and System Co-optimization in the era of Heterogeneous Computing", Ruchir Puri, IBM Fellow, IBM Thomas J Watson Research Center, USA 10:00 ~ 10:20 6S (Special Session) Cyber-Physical Systems and Security 6A. Testing, Modeling and Optimization Techniques for Analog Circuits 6B. Energy-Efficient & Customized Computing 6C. Design Methodologies for Microfluidic Biochips 1320 1321 1322 1323 1012 1097 1193 1265 1108 1147 1198 1271 1023 1050 1083 1111 12:00~13:30 Lunch 7S (Special Session) New Frontiers of Physical Design 7A. System-Level Design for Energy-Efficiency and Reliability 7B. Design for Trustworthy IC 7C. Design for Reliability 13:50~15:30 1300 1301 1302 1045 1046 1074 1101 1053 1150 1209 1228 1106 1224 1227 1299 15:30~15:50 15:50~17:30 8S (Special Session) Reliability, Adaptability and Flexibility in Timing 8A. Emerging Networks-on-Chip Designs 8B. Test and Debug 8C. Emerging Devices and Systems for Cyber- Physical Applications 14:00 1303 1025 1089 1093 1128 1121 1126 1181 1286 1069 1127 1256 1257 Macau Heritage Half Day Tour Room Assignment Room Foyer (4F) Event Registration and Information Desk

TF 4201A-4302 (4F) TF 4206-4307 (4F) TF 4303 (4F) TF 4203 (4F) TF 4304 (4F) TF 4204 (4F) TF 4205 (4F) TF 4305 (4F) N1-G008, University of Macau Convention and Exhibition Center, Macau Fisherman's Wharf Opening, Keynote I & II, Joint Keynote III, and ACM SIGDA Student Research Forum Lunch and Poster Discussion Tutorial 1 & 3 and Session 1S, 2S, 3S, 4S, 5S, 6S, 7S & 8S Tutorial 2 & 4 and Session 1A, 2A, 3A, 4A, 5A, 6A, 7A & 8A IWCM Program and Session 1B, 2B, 3B, 4B, 5B, 6B, 7B & 8B Session 1C, 2C, 3C, 4C, 5C, 6C, 7C & 8C Rehearsal Exhibition Welcome Reception Banquet Instruction to the Venue Venue Floorplan Registration Desk ASP-DAC Welcome Reception

18:00-20:00, 25 January 2016 (Monday) At N1-G008, University of Macau (Departure at Hotel Lobby, Holiday Inn, Sands Cotai Central @ 17:30) Welcome Reception: N1-G008, University of Macau ASP-DAC Banquet 19:00-21:30, 27 January 2016 (Wednesday) Convention and Exhibition Center, Macau Fisherman's Wharf Convention and Exhibition Center, Macau Fisherman's Wharf