Point-to-Point Links

Similar documents
3rd Slide Set Computer Networks

CS311: Data Communication. Transmission of Digital Signal - I

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM

COSC3213W04 Exercise Set 2 - Solutions

Collected By Anonymous

A Look at Some Scrambling Techniques U sed in Various Data Transport Protocols

Arbitrary Waveform Generator

Design Matched Filter for Digital Transmission Ethernet

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

The Discussion of this exercise covers the following points:

DIGITAL COMMUNICATION

Course Title: High-Speed Wire line/optical Transceiver Design

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Analogue Versus Digital [5 M]

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns

HOLITA HDLC Core: Datasheet

VLSI System Testing. BIST Motivation

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

INTERNATIONAL TELECOMMUNICATION UNION

ELEN Electronique numérique

Transmission scheme for GEPOF

Course Title: SE 4C03 Winter Title of Project: Cable Modems. Name of researcher: Mohammed Kadoura

Chapter 17 T Carrier DS-0. DS-1 Frame

Disclosure to Promote the Right To Information

Backplane NRZ FEC Baseline Proposal

SRI SHAIK.MOHAMMED YOUSUF 2 HOD & Asst Prof, Srinivasa Institute of Technology & Science, Kadapa, A.P-INDIA,

1. Convert the decimal number to binary, octal, and hexadecimal.

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

Using Manchester and NRZ Configurable Protocol Decoders

Exercise 4. Data Scrambling and Descrambling EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. The purpose of data scrambling and descrambling

Pattern Creator/Converter Software User Manual

EUROPEAN ETS TELECOMMUNICATION February 1995 STANDARD

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Logic Design II (17.342) Spring Lecture Outline

White Paper Versatile Digital QAM Modulator

Chapter 3. Boolean Algebra and Digital Logic

TYPICAL QUESTIONS & ANSWERS

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

DIGITAL BROADCASTING. Implementation of new services and their position in Multimedia World

Canova Tech. IEEE 802.3cg Collision Detection Reliability in 10BASE-T1S March 6 th, 2019 PIERGIORGIO BERUTO ANTONIO ORZELLI

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

Multimedia Communications. Video compression

User s Manual: Universal Communication Controller. Synchronous to Asynchronous Communication Interface Software Revision 2.004b

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

MODULE 3. Combinational & Sequential logic

(51) Int Cl.: H04L 1/00 ( )

EBU Time-And-Control Code FOR TELEVISION TAPE-RECORDINGS (625-LINE TELEVISION SYSTEMS) CONTENTS

CHAPTER 4: Logic Circuits

Flex Ray: Coding and Decoding, Media Access Control, Frame and Symbol Processing and Serial Interface

RECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals

THE USE OF forward error correction (FEC) in optical networks

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

ITU-T. G Amendment 2 (03/2006) Gigabit-capable Passive Optical Networks (G-PON): Transmission convergence layer specification Amendment 2

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

802.3bj FEC Overview and Status IEEE P802.3bm

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Advanced Television Broadcasting In A Digital Broadband Distribution Environment

SDTV 1 DigitalSignal/Data - Serial Digital Interface

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.

Design for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.

Workshop 4 (A): Telemetry and Data Acquisition

LTC 4600 and 4700 Series Fiber Optics

Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for active CCDN

LTC 46xx and LTC 47xx Series Fiber Optic Transmission Units

Data Storage and Manipulation

Functional Diagram: Figure 1 PCIe4-SIO8BX-SYNC Block Diagram. Chan 1-4. Multi-protocol Transceiver. 32kb. Receiver FIFO. 32kb.

Multimedia Communications. Image and Video compression

VLSI Test Technology and Reliability (ET4076)

CHAPTER 4: Logic Circuits

Setting PDH Transmit Parameters

CS302 - Digital Logic & Design

IN A SERIAL-LINK data transmission system, a data clock

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS

B3ZS Encoder/Decoder Reference Design APPLICATION NOTE OCTOBER 2001 APPLICABLE TDK DEVICES 78P P7200L 78P7202L 78P7203L 78P7204L

for Television ---- Bit-Serial Digital Interface for High-Definition Television Systems Type FC

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3.

Design of Fault Coverage Test Pattern Generator Using LFSR

Principles of Computer Architecture. Appendix A: Digital Logic

Computer Architecture and Organization

CAP240 First semester 1430/1431. Sheet 4

NUMEROUS elaborate attempts have been made in the

AVTP Pro Video Formats. Oct 22, 2012 Rob Silfvast, Avid

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

Implementation of Memory Based Multiplication Using Micro wind Software

OMS Based LUT Optimization

Motion Video Compression

CS/ECE 250: Computer Architecture. Basics of Logic Design: ALU, Storage, Tristate. Benjamin Lee

ALONG with the progressive device scaling, semiconductor

Figure 1.LFSR Architecture ( ) Table 1. Shows the operation for x 3 +x+1 polynomial.

Outline. CPE/EE 422/522 Advanced Logic Design L03. Review: Clocked D Flip-Flop with Rising-edge Trigger. Sequential Networks

Rec. ITU-R BT RECOMMENDATION ITU-R BT *, ** DIGITAL INTERFACES FOR HDTV STUDIO SIGNALS. (Question ITU-R 42/6)

Hardware Specifications

RECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

HP 37717C Communications Performance Analyzer. User s Guide Dsn/Sonet Operation

Transcription:

Outline Chapter 2: Direct Link Networks Encoding Framing Point-to-Point Links Error Detection Sliding Window Algorithm 30-Jan-02 Computer Networks 1

Direct Link Networks 30-Jan-02 Computer Networks 2

Direct Link Networks Hosts are directly connected by some medium Twisted pair: telephone cable, Ethernet (Category 5: Cat5) Coaxial pair: TV Optical Fiber Wireless: Infrared, Radio, Microwave Common bandwidth designators: DS1 (or T1): 1.544 Mbps DS3 (or T3): 44.736 Mbps (for example, Charter Athens has 2 DS3 links now) STS-1 (OC1): 51.840 Mbps STS-12: 622.080 Mbps 30-Jan-02 Computer Networks 3

Last Mile Plain Old Telephone Service) POTS: 28.8 Kbps to 56 Kbps ISDN xdsl 1.544 Mbps to 8.448 Mbps Cable (40 Mbps down, 20 Mbps up) Shared wish we can get that much huh? 30-Jan-02 Computer Networks 4

Encoding 30-Jan-02 Computer Networks 5

Encoding Signals propagate over a physical medium modulate electromagnetic waves e.g., vary voltage Encode binary data onto signals e.g., 0 as low signal and 1 as high signal known as Non-Return to zero (NRZ) Bits 0 0 1 0 1 1 1 1 0 1 0 0 0 0 1 0 NRZ 30-Jan-02 Computer Networks 6

Problem: Consecutive 1s or 0s Low signal (0) may be interpreted as no signal High signal (1) leads to baseline wander Unable to recover clock 30-Jan-02 Computer Networks 7

Alternative Encodings Non-return to Zero Inverted (NRZI) make a transition from current signal to encode a one; stay at current signal to encode a zero solves the problem of consecutive ones Manchester transmit XOR of the NRZ encoded data and the clock only 50% efficient. 30-Jan-02 Computer Networks 8

4B/5B Encodings (cont) every 4 bits of data encoded in a 5-bit code 5-bit codes selected to have no more than one leading 0 and no more than two trailing 0s thus, never get more than three consecutive 0s resulting 5-bit codes are transmitted using NRZI achieves 80% efficiency 30-Jan-02 Computer Networks 9

Encodings (cont) Bits 0 0 1 0 1 1 1 1 0 1 0 0 0 0 1 0 NRZ Clock Manchester NRZI 30-Jan-02 Computer Networks 10

Framing 30-Jan-02 Computer Networks 11

Framing Break sequence of bits into a frame Typically implemented by network adaptor Node A Bits Adaptor Adaptor Node B Frames 30-Jan-02 Computer Networks 12

Sentinel-based Approaches delineate frame with special pattern: 01111110 e.g., HDLC (ISO), SDLC (IBM), PPP (dialup) 8 16 16 8 Beginning sequence Header Body CRC Ending sequence problem: what if the special pattern appears in the payload itself? solution: bit stuffing sender: insert 0 after five consecutive 1s receiver: delete 0 that follows five consecutive 1s 30-Jan-02 Computer Networks 13

Approaches (cont) Counter-based include payload length in header e.g., DDCMP (DECNET) SYN 8 8 8 14 42 16 SYN Class Count Header Body CRC problem: count field itself corrupted solution: catch when CRC fails 30-Jan-02 Computer Networks 14

Approaches (cont) Clock-based each frame is 125us long e.g., SONET: Synchronous Optical Network STS-n (STS-1 = 51.84 Mbps) Overhead Payload Hdr STS-1 Hdr STS-1 Hdr STS-1 9 rows Hdr STS-3c 90 columns Three STS-1 frames multiplexed onto one STS-3c 30-Jan-02 Computer Networks 15

Error Detection 30-Jan-02 Computer Networks 16

Cyclic Redundancy Check Add k bits of redundant data to an n-bit message want k << n e.g., k = 32 and n = 12,000 (1500 bytes) Represent n-bit message as n-1 degree polynomial e.g., MSG=10011010 as M(x) = x7 + x4 + x3 + x1 Let k be the degree of some divisor polynomial e.g., C(x) = x3 + x2 + 1 30-Jan-02 Computer Networks 17

CRC (cont) Transmit polynomial P(x) that is evenly divisible by C(x) shift left k bits, i.e., M(x)xk subtract remainder of M(x)xk / C(x) from M(x)xk Receiver polynomial P(x) + E(x) E(x) = 0 implies no errors Divide (P(x) + E(x)) by C(x); remainder zero if: E(x) was zero (no error), or E(x) is exactly divisible by C(x) 30-Jan-02 Computer Networks 18

Selecting C(x) All single-bit errors, as long as the xk and x0 terms have non-zero coefficients. All double-bit errors, as long as C(x) contains a factor with at least three terms Any odd number of errors, as long as C(x) contains the factor (x + 1) Any burst error (i.e., sequence of consecutive error bits) for which the length of the burst is less than k bits. Most burst errors of larger than k bits can also be detected See Table 2.6 on page 102 for common C(x) 30-Jan-02 Computer Networks 19

Internet Checksum Algorithm View message as a sequence of 16-bit integers; sum using 16-bit ones-complement arithmetic; take ones-complement of the result. u_short cksum(u_short *buf, int count) { register u_long sum = 0; while (count--){ sum += *buf++; if (sum & 0xFFFF0000){ /* carry occurred, so wrap around */ sum &= 0xFFFF; sum++; } } return ~(sum & 0xFFFF); } 30-Jan-02 Computer Networks 20