A Way to Evaluate post-fec BER based on IBIS-AMI Model

Similar documents
FEC Applications for 25Gb/s Serial Link Systems

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

IBIS-AMI Post-Simulation Analysis

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Further Investigation of Bit Multiplexing in 400GbE PMA

Analysis of Link Budget for 3m Cable Objective

Analysis of Link Budget for 3m Cable Objective

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar

Summary of NRZ CDAUI proposals

Achieving BER/FLR targets with clause 74 FEC. Phil Sun, Marvell Adee Ran, Intel Venugopal Balasubramonian, Marvell Zhenyu Liu, Marvell

AMI Simulation with Error Correction to Enhance BER

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

802.3bj FEC Overview and Status IEEE P802.3bm

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

CAUI-4 Chip to Chip Simulations

Comment #147, #169: Problems of high DFE coefficients

FEC Codes for 400 Gbps 802.3bs. Sudeep Bhoja, Inphi Vasu Parthasarathy, Broadcom Zhongfeng Wang, Broadcom

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

MR Interface Analysis including Chord Signaling Options

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

More Insights of IEEE 802.3ck Baseline Reference Receivers

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

Problems of high DFE coefficients

Analysis on Feasibility to Support a 40km Objective in 50/200/400GbE. Xinyuan Wang, Yu Xu Huawei Technologies

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Duobinary Transmission over ATCA Backplanes

System Evolution with 100G Serial IO

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Performance Results: High Gain FEC over DMT

BER margin of COM 3dB

Performance comparison study for Rx vs Tx based equalization for C2M links

PAM8 Baseline Proposal

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

DataCom: Practical PAM4 Test Methods for Electrical CDAUI8/VSR-PAM4, Optical 400G-BASE LR8/FR8/DR4

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

New Serial Link Simulation Process, 6 Gbps SAS Case Study

PAM-2 on a 1 Meter Backplane Channel

New Results on QAM-Based 1000BASE-T Transceiver

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Implications and Optimization of Coverage and Payload for ATSC 3.0

CAUI-4 Chip to Chip and Chip to Module Applications

DesignCon Pavel Zivny, Tektronix, Inc. (503)

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

100GEL C2M Channel Reach Update

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

EEE ALERT signal for 100GBASE-KP4

PAM4 Signaling for 56G Serial Link Applications A Tutorial Image

Scrambler Choices to Meet Emission Requirement for 1000BASE-T1

802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

The Challenges of Measuring PAM4 Signals

Updated Considerations on 400Gb/s Ethernet SMF PMDs

Analyzing GBaud PAM4 Optical and Electrical Signals APPLICATION NOTE

100G EDR and QSFP+ Cable Test Solutions

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Cost Effective High Split Ratios for EPON. Hal Roberts, Mike Rude, Jeff Solum July, 2001

DVB-S2X for Next Generation C4ISR Applications

Application Space of CAUI-4/ OIF-VSR and cppi-4

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

FEC Architectural Considerations

500 m SMF Objective Baseline Proposal

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4

Toward Convergence of FEC Interleaving Schemes for 400GE

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

TP2 and TP3 Parameter Measurement Test Readiness

Baseline proposal update

10G-BASE-T. Jaime E. Kardontchik Stefan Wurster Carlos Laber. Idaho - June

100G and 400G Datacom Transmitter Measurements

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Minimax Disappointment Video Broadcasting

FEC code for 25/50/100G EPON

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

32 G/64 Gbaud Multi Channel PAM4 BERT

Further Studies of FEC Codes for 100G-KR

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

CU4HDD Backplane Channel Analysis

SECQ Test Method and Calibration Improvements

10GBASE-R Test Patterns

Transcription:

A Way to Evaluate post-fec BER based on IBIS-AMI Model Yu Yangye, Guo Tao, Zhu Shunlin yu.yangye@zte.com.cn,guo.tao6@zte.com.cn,zhu.shunlin@zte.com.cn Asian IBIS Summit, Shanghai, China, November 13, 2017

Agenda Introduction Error Propagation Theory A Simulation Case Summary 2

Introduction 200/400&800 Gigabit Ethernet is urgently needed in carrier network Higher data rate requirements for 56Gb/s,even 112Gb/s Data Rate(Gb/s) 112Gb/s 56Gb/s 25Gb/s IEEE802.3bs/OIF CEI 56G 12.5Gb/s IEEE802.3bj/OIF CEI 25G 10Gb/s 2010 2013 2015 2018 2020 3

Introduction Besides equalization techniques, some new techniques have been used for SerDes systems in order to meet 100GE- 400GE-800GE specs Higher Data Rate:25Gb/s to 56 Gb/s to 112 Gb/s 100GE 400GE 800GE Equalization: De-emphasis+CTLE+DFE IC Architecture: Analog based architecture DSP based architecture Fanny Modulation:NRZ or PAM4 Forward Error Correction:FEC (optional vs. forced) How to use it in simulation? 4

Introduction The Forward Error Correction(FEC)has been used to Increase serial link system budgets and relaxing BER requirements Code Gain Time Gain vs Higher Frequency Serial Link Latency Complexity Area and Power Target (OIF-56G-LR) 2.2e-4 without FEC 1e-15 with FEC 5

error correction capacity t Introduction Important FEC codes Low Density Parity Check Bose Chaudhuri Hocquenghem Reed Solomon Fire Hamming Random Errors Recently adopted FEC Burst Errors Fire Code (1604, 1584) OIF CEI-P QC Code (2112, 2080) 10GBASE-KR RS(528, 514, 7) over GF(2 10 ) 100GBASE-KR4 RS(544, 514, 15) over GF(2 10 ) 100GBASE-KP4 6

Introduction What can we get from simulaiton based on IBIS-AMI model? Available Eye Diagram Waveform Contour Bathtub Absent postfec BER 7

Introduction Current Problems FEC is a forced function in 400GE and 800GE system There is no FEC function model in the IBIS-AMI yet System Vendor Requirements IBIS-AMI models can be used for FEC simulations postfec BER We proposed a new solution evaluated the postfec BER using FEC model 8

Introduction Suggested Solution Process Random model BER raw AMI Model Passive Channel Eye diagram SNR EA / FEC Model Mixed model P ep BER post 9

Agenda Introduction Error Propagation Theory A Simulation Case Summary 10

Error Propagation Theory Random Error The presence and the location of the error satisfy the random distribution The errors are independent of each other Usually caused by the random noise of the channel, AWGC channel Random errors are generally single bit. Burst Error The error contains a series of bits, the first and last bit in an error are always wrong There is a certain relationship between the error bits Caused by some structures, such as DFE, Scrambler The length of the error is called the burst error length Mixed Error Channel contains random error and burst error We consider the channel as random error channel without DFE, otherwise the channel is a mixed error channel 11

Error Propagation Theory DFE diagram PosN Input D D D D PosN PosN-1 1 1 PosN-1 Pos2... Posi 1... 2*PosN-1 2*Posi Pos2 Pos1 0 1 1 Pos1 Output V 2* Posi If all DFE state registers were right, error probability is decided by slicer SNR If ith-cursor were wrong, generate a (2*Posi) voltage deviation The output of DFE is associated with the previous N-bits information, where N is the number of DFE taps 2*PosN 12

Error Propagation Theory Many methods are used to analyse the error propagation such as Monte-Carlo simulation Markov chain model Error Propagation theory... Decision feedback equalizer (DFE) is widely used to reduce ISI However, this structure induces burst errors in channel The increased input BER performs a penalty on FEC coding gain Trade off between n-tap DFE and high coding gain FEC 13

Error Propagation Theory FEC analysis for random error channel Raw BER is decided by the channel SNR BER pre Q( Every RS-FEC symbol has m-bits, thus the error symbol rate is RS-FEC can correct t-symbol, the Probability of un-correction in FEC symbol is The output BER is P SNR ) FEC, pre 1 (1 1 erfc( 2 SER BER ) UE pre n i n i SER pre 1 SER i t 1n i m SNR ) 2 n i pre BER post 1 1 (1 P ) UE m P UE m 14

Error Propagation Theory FEC Gain for Several RS Codes Without FEC, ~18dB SNR is needed to get 1e-15 BER Code with larger t can get higher net coding gain (NCG) At BER 1e-15, t=2, 3, 4, 6 RS codes can get 3.6dB, 4.4dB, 4.8dB, and 5.5dB NCG, respectively The result is too idealistic because the model just considers the random error 15

Error Propagation Theory FEC analysis for 1-tap DFE channel Raw BER is decided by the channel SNR BER 1 ( SNR pre erfc ) 2 2 The error propagation probability (Pep) is P ep erfc 4 1 2b / b SNR 1 2b / b 1 0 1 SNR erfc 2 2 1 0 b1/b0 is the ratio of Pos1 to main Error propagation follows the Markov chain probability of (k+1) consecutive errors and is p( bl k 1) p ep (1 pep ) k Calculate the postfec BER 16

Error Propagation Theory Coding Gain Vs. Tap coefficient When Pos1/Main increase, FEC coding gain decreases RS codes with larger t can get higher gain Gain drops more rapidly for RS codes with small t because they cannot correct the long errors effectively RS(528, 514, 7) can get about 5.8dB gain for random error channel, consistent with 802.3bj ad OIF-25G standard 17

Agenda Introduction Error Propagation Theory A Simulation Case Summary 18

A Simulation Case Acquisition of SNR tx emphasis rx equalizer Simulation with IBIS-AMI model Using the optimal tx emphasis parameters Using the optimal rx equalizer parameters Getting the best eye diagram 19

A Simulation Case SNR=S/N=S_amp/(N_sigma1+N_Sigma0), where S_amp=signal amplitude S_amp: 1 level histogram mean - 0 level histogram mean N_sigma: 1 sigma value 20

A Simulation Case Comparison DFE OFF DFE ON DFE impacts are obvious on eye diagram quality 21

A Simulation Case Results for RS(528, 514, 7) SNR=12dB SNR=13dB SNR=14dB SNR=15dB BER post BER pre 3.43e-5 3.97e-6 2.70e-07 9.36e-9 Random (Pos1/main=0) 3.53e-14 1.30e-21 5.98e-31 1.27e-42 Pos1/main=0.5 3.82e-14 1.41e-21 6.48e-31 1.70e-42 Pos1/main=1 5.29e-14 2.06e-21 7.13e-24 2.48e-25 The error propagation probability increases while the DFE tap coefficient becoming larger The BER increases with the tap coefficient Larger SNR shows more obvious change as shown by the relatively low BER and the effect of error floor 22

Agenda Introduction Error Propagation Theory A Simulation Case Summary 23

Summary We proposed a method to evaluate the postfec BER for a system To achieve the simulation in the common EDA Tool based on IBIS-AMI model, we appeal to all the members to solve the problem together. Chip vendor FEC Model based IC architectur e System vendor Channel parameters postfec BER simulation: reliable accurate speed Eda tool vendor Accurate SNR or BER pre 24

Summary An analysis method is performed combining AMI model and FEC function FEC function modeled based on error propagation theory SNR calculated through EDA tool with IBIS-AMI model Calculate the postfec BER Advantages: SNR contains multiple effects of chip and channel; each part can be optimized separately We appeal to all the members to solve the problem together 25

Thank you