Equalizing XAUI Backplanes with the MAX3980

Similar documents
10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns

Keysight Technologies M8048A ISI Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Quad Copper-Cable Signal Conditioner

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

ELECTRICAL PERFORMANCE REPORT

Experiment 4: Eye Patterns

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

EC 6501 DIGITAL COMMUNICATION

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

40G SWDM4 MSA Technical Specifications Optical Specifications

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

PBR-310C E-BERT. 10Gb/s BERT System with Eye Diagram Tracer

EVLA Fiber Selection Critical Design Review

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

EMPOWERFIBER 10Gbps 2km SFP+ Optical Transceiver EPP C

40G SWDM4 MSA Technical Specifications Optical Specifications

10Gbps SFP+ Optical Transceiver, 10km Reach

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

InfiniBand Trade Association

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

10Gbps 10km Range SFP+ Optical Transceiver

InfiniBand Trade Association

FIBRE CHANNEL CONSORTIUM

XFP 10G 850nm 300M SR SLXF-1085-SR

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

10Gbps 10km Range 1310nm SFP+ Optical Transceiver

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

10GBASE-LRM Interoperability & Technical Feasibility Report

THE NEW STANDARD IN HIGH SPEED DATA TESTING

VTAC HSD ThE NEw STANdARd IN high SpEEd data TESTINg

Agilent N5431A XAUI Electrical Validation Application

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

10GBASE-R Test Patterns

Transmission of High-Speed Serial Signals Over Common Cable Media

Transmission of High-Speed Serial Signals Over Common Cable Media

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

BER MEASUREMENT IN THE NOISY CHANNEL

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

STANDARD IN HIGH SPEED TESTING

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

Course Title: High-Speed Wire line/optical Transceiver Design

The EMC, Signal And Power Integrity Institute Presents

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

Belden IBDN System 10GX The next level of cabling performance

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

Agilent N6467A BroadR-Reach Compliance Test Application. Methods of Implementation

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

What really changes with Category 6

400G-FR4 Technical Specification

Time Domain Simulations

Optimizing BNC PCB Footprint Designs for Digital Video Equipment

XLAUI/CAUI Electrical Specifications

Synthesized Clock Generator

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Register your product and get support at SDV5122/27. EN User manual

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Duobinary Transmission over ATCA Backplanes

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

DesignCon Pavel Zivny, Tektronix, Inc. (503)


Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Belden IBDN System 10GX Enabling Technologies

HDMI Demystified April 2011

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

40GBASE-ER4 optical budget

32 G/64 Gbaud Multi Channel PAM4 BERT

Transmission Distance and Jitter Guide

QSFP+ 40GBASE-SR4 Fiber Transceiver

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

PAM8 Baseline Proposal

10Gb/s SFP+ ER 1550nm Cooled EML with TEC, PIN Receiver 40km transmission distance

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

40GBd QSFP+ SR4 Transceiver

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Installation Effects Upon Alien Crosstalk and Equal Level Far End Crosstalk

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

100G-FR and 100G-LR Technical Specifications

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

Data Communications Competence Center

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

Transcription:

Design Note: HFDN-17.0 Rev.1; 04/08 Equalizing XAUI Backplanes with the MAX3980 AVAILABLE

Equalizing XAUI Backplanes with the MAX3980 1 Introduction This discussion explores the performance of the MAX3980 XAUI Equalizer in compensating backplane interconnects that operate at 3.125Gbps. This includes testing in the presence of crosstalk. Although the examples in this discussion use 3.125Gbps, the MAX3980 is capable of operating in the range of 2.5Gbps to 4Gbps providing that the data is limited to a consecutive identical digit (CID) length of 7 bits. Optimum performance is achieved with 8b/10b coding (CID < 5) as found in the IEEE802.3ae 10G Ethernet standard, clause 47. Clause 47 describes an electrical interface called the 10Gigabit Attachment Unit Interface. This is abbreviated as XAUI. The X is the Roman numeral for 10. For more information about the IEEE802.3ae 10G Ethernet standard, go to http://grouper.ieee.org/groups/802/3/ae/. When this reach conflicts with other objectives such as channel capacity and overall chassis size, how should such a conflict be resolved? The key to extending the length of a dispersive transmission medium is to compensate for the intersymbol interference (ISI) that is distorting the signal. In this case, the copper transmission line on common glass-epoxy circuit board material, such as FR4, is introducing ISI due to dielectric and skin losses. Figure 1 shows the result of transmitting a simple K28.5+ pattern through a 40-inch long, 6-mil wide transmission line of FR4. Although there is some vertical opening, the horizontal closure of 100ps is 0.31UI. This has already used the entire XAUI interconnect budget. 2 The Problem The primary objective of moving information between any two points is to do so with as few errors as possible. The XAUI has clearly defined the electrical characteristics of the transmitter and receiver. The transmission channel is described by an allocation of its loss budget. The XAUI states that the near end (transmission point) output deterministic jitter is 0.17UI while the far end (receive point) deterministic jitter is 0.37UI. The difference of 0.2UI (64ps) is allocated to the transmission medium. To account for the effect of crosstalk and other interference, an additional 0.1UI of receiver tolerance has been allocated. Although the feasibility of the XAUI links spanning 1 meter was given careful consideration, it was also mentioned in the XAUI document that, The performance of an actual XAUI interconnect is highly dependent on the implementation. There is no doubt that many opportunities exist where compromises or caution will force designers to avoid approaching theoretic limits. The result will be a good and sound design, but with limited reach. Figure 1. A simple K28.5+ pattern (0011111010 1100000101) at the end of a 40in long, 6mil wide FR4 line 3 The Solution The MAX3980 is a low-risk solution to extend the length of a XAUI interconnect. It is an adaptive equalizer that automatically compensates for dielectric and skin losses that cause inter-symbol interference (ISI). Page 2 of 6

The result is an output eye that is open both vertically and horizontally. Figure 2 shows the output of the MAX3980 when the signal of Figure 1 is applied to the input of the MAX3980. The MAX3980 has compensated for nearly all of the jitter caused by the ISI of the FR4 transmission line. It is obvious that the data fidelity has been restored. This example demonstrates just how good the equalizer performs under ideal conditions. Indeed it almost completely compensates for the dispersive effect of the link. The next test is to see how the equalizer behaves in a more realistic environment. 4 Getting Real To better assess the performance of the MAX3980, a test backplane will be used. Two different link lengths will be evaluated, each with and without the presence of interfering or offending signals. Bipolar line drivers at the output of the generators will add realism by eliminating the nearly ideal output waveform shape of the pattern generators. 4.1 Test Apparatus Figure 2. The output of the MAX3980 after transmitting a K28.5+ character over a 40in long, 6mil wide FR4 line Figure 3 depicts the backplane evaluation apparatus. The signal that will traverse the link will be generated by the HP BitAlyzer, shown at the right. This signal will be referred to as the victim. The offending signals that will cause crosstalk are generated by the HP70843B, shown at the left. These signals are the aggressors. Figure 3. Backplane evaluation setup Page 3 of 6

Four aggressor signals are created by running the HP70843B generator at 12.49Gbps and using the quarter-rate outputs as the data source. The data rate of the aggressor signals is slightly different than the victim to avoid synchronization. Rather than use the clean and fast output of the pattern generators directly, all of the signals are driven by a bipolar cable/line driver (part of the MAX3800) for realism. Figure 4 shows the output of this driver. This eye pattern has approximately 30ps of deterministic jitter and the edge speed is approximately 80ps. generator and the backplane/blade assembly. Figure 5 shows the victim signal without the aggressor signals applied and after traveling the full 26in span of the two blade cards and the backplane. The eye pattern has a vertical opening of approximately 20% and deterministic jitter of approximately 100ps (0.31UI). Figure 6 shows the restored data signal after being equalized by the MAX3980. The resulting deterministic jitter is approximately 50ps (0.16UI). Figure 4. Input to the transmission link In experiment 1, the transmission link is a backplane provided by Teradyne. The backplane connector is the Teradyne HSD. The backplane is 0.25in thick and uses 8mil wide, loosely edge-coupled lines that are 20in long. Each blade card adds 3in of FR4 terminated at SMA connectors, for a total of 26in. Figure 5. Output of the backplane/blade assembly (26in FR4), without crosstalk applied Experiment 2 introduces additional loss with a 20in long, 6mil wide FR4 line between the signal source and the backplane. In both experiments, more stress to the equalizer is provided by the use of a PRBS 2 7-1 pattern. With XAUI adhering to 8b/10b coding, the longest CID is 5 bits. The PRBS 2 7-1 has up to 7 consecutive ones and 6 consecutive zeros. 4.2 Experiment 1: 26in Span This first experiment uses the apparatus of Figure 3 without the extra 20in length of FR4 between the Figure 6. MAX3980 Equalizer output after two HSD connectors, 26in of FR4, without crosstalk applied The MAX3980 allowed the backplane link to be traversed while adding only 20ps of jitter. This is Page 4 of 6

well short of the 64ps (0.2UI) budgeted for the link, leaving plenty of margin to give up to crosstalk and other noise sources. Figure 7 shows the output of the MAX3980 when the aggressor signals are applied to the backplane. The random jitter has increased but there is still plenty of margin. Figure 8. Output of the backplane/blade assembly (46in FR4), without crosstalk applied Figure 7. MAX3980 Equalizer output after two HSD connectors, 26in of FR4, with crosstalk applied 4.3 Experiment 2: 46in Span This experiment uses the apparatus of Figure 3 including the extra 20in length of FR4 between the generator and the backplane/blade assembly. Figure 8 shows the victim signal without the aggressor signals applied and after traveling the full 46in span of the two blade cards and the backplane. The eye is completely closed! Figure 9 shows the restored data signal after being equalized by the MAX3980. The deterministic jitter is approximately 75ps. This is an increase of 45ps, but still less than the 64ps (0.2UI) budgeted for the link. Figure 9. MAX3980 Equalizer output after two HSD connectors, 46in of FR4, without crosstalk applied Page 5 of 6

Figure 10 shows the extreme case after spanning a 46in FR4 link with two HSD backplane connectors with crosstalk from an aggressor transmission inserted at the receive side of the backplane. Although not as wide open as a typical advertising picture would show, the eye is open and well within the jitter budget. 5 Conclusion In this discussion the ability of the MAX3980 to extend XAUI copper links on FR4 has been demonstrated. After considering all that was thrown at it, the MAX3980 does a great job of recovering an otherwise lost signal. Giving practical consideration to the XAUI jitter allocated to the transmission medium, it is difficult to span 20in of FR4 with connectors without exceeding the XAUI budget. To enable longer spans, compensation is required. The MAX3980 is a convenient way to achieve a 40in span and exploit the meager jitter budget for maximum advantage. Figure 10. MAX3980 Equalizer output after two HSD connectors, 46in of FR4 and with crosstalk applied. Page 6 of 6