LIST OF PUBLICATIONS DR. DAVINDER PAL SHARMA

Similar documents
International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL

Design of Modified Carry Select Adder for Addition of More Than Two Numbers

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

Design and Implementation of Data Scrambler & Descrambler System Using VHDL

International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

VLSI IEEE Projects Titles LeMeniz Infotech

DesignandImplementationofDataScramblerDescramblerSystemusingVHDL

Design of Low Power Efficient Viterbi Decoder

A Review on Hybrid Adders in VHDL Payal V. Mawale #1, Swapnil Jain *2, Pravin W. Jaronde #3

Chapter 1. Introduction to Digital Signal Processing

Design of Carry Select Adder using Binary to Excess-3 Converter in VHDL

DDC and DUC Filters in SDR platforms

Piya Pal. California Institute of Technology, Pasadena, CA GPA: 4.2/4.0 Advisor: Prof. P. P. Vaidyanathan

Design of Memory Based Implementation Using LUT Multiplier

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Introduction to Data Conversion and Processing

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

Manuel Richey. Hossein Saiedian*

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

K. Phanindra M.Tech (ES) KITS, Khammam, India

Conclusion and Way Forward. Satoshi Miyaji Chairman of ITU-T SG9, KDDI, Japan

ALONG with the progressive device scaling, semiconductor

A New Family of High-Performance Parallel Decimal Multipliers*

HOME AUTOMATION USING IOT LINKED WITH FACEBOOK FACIAL RECOGNITION

Memory efficient Distributed architecture LUT Design using Unified Architecture

Research Article Low Power 256-bit Modified Carry Select Adder

PUBLICATION RESEARCH TRENDS ON TECHNICAL REVIEW JOURNAL: A SCIENTOMETRIC STUDY

Various Applications of Digital Signal Processing (DSP)

Digital Fundamentals. Introduction to Digital Signal Processing

Demonstration of geolocation database and spectrum coordinator as specified in ETSI TS and TS

FPGA Development for Radar, Radio-Astronomy and Communications

A Fast Constant Coefficient Multiplier for the XC6200

A Symmetric Differential Clock Generator for Bit-Serial Hardware

Analog Television, WiMAX and DVB-H on the Same SoC Platform

FPGA Realization of Farrow Structure for Sampling Rate Change

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop

Clock Gating Aware Low Power ALU Design and Implementation on FPGA

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture

An Efficient Reduction of Area in Multistandard Transform Core

A Novel Architecture of LUT Design Optimization for DSP Applications

CONTRIBUTION OF INDIAN AUTHORS IN WEB OF SCIENCE: BIBLIOMETRIC ANALYSIS OF ARTS & HUMANITIES CITATION INDEX (A&HCI)

Implementation of Memory Based Multiplication Using Micro wind Software

Optimization of memory based multiplication for LUT

Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method

IC Design of a New Decision Device for Analog Viterbi Decoder

Iterative Direct DPD White Paper

Design on CIC interpolator in Model Simulator

Figure 1.LFSR Architecture ( ) Table 1. Shows the operation for x 3 +x+1 polynomial.

Available online at ScienceDirect. Procedia Computer Science 46 (2015 ) Aida S Tharakan a *, Binu K Mathew b

Implementation of efficient carry select adder on FPGA

Selection of Spectral Filters for Optical Demultiplexer- Same Filter Different Source

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

LOW POWER & AREA EFFICIENT LAYOUT ANALYSIS OF CMOS ENCODER

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

A Simple, Yet Powerful Method to Characterize Differential Interconnects

Implementation of Area Efficient Memory-Based FIR Digital Filter Using LUT-Multiplier

Designing Fir Filter Using Modified Look up Table Multiplier

A Real-time Input Data Buffering Scheme Based on Time Synchronization for a T-DMB Software Baseband Receiver

OMS Based LUT Optimization

Efficient Method for Look-Up-Table Design in Memory Based Fir Filters

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

FPGA Implementation of Low Power and Area Efficient Carry Select Adder

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Pak. J. Biotechnol. Vol. 14 (Special Issue II) Pp (2017) Parjoona V. and P. Manimegalai

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

Paulo V. K. Borges. Flat 1, 50A, Cephas Av. London, UK, E1 4AR (+44) PRESENTATION

International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN

Chapter 60 Development of the Remote Instrumentation Systems Based on Embedded Web to Support Remote Laboratory

Citation Analysis of PhD Theses in Sociology Submitted to University of Delhi during

AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS

A Programmable, Flexible Headend for Interactive CATV Networks

Logic Design for Single On-Chip Test Clock Generation for N Clock Domain - Impact on SOC Area and Test Quality

Vlsi Digital Signal Processing Systems Design And Implementation

Optimized Design and Simulation of 4-Bit Johnson Ring Counter Using 90nm Technology

Guidance For Scrambling Data Signals For EMC Compliance

SDR Implementation of Convolutional Encoder and Viterbi Decoder

Digital Signal Processing

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

VLSI Digital Signal Processing Systems: Design And Implementation PDF

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Implementation of UART with BIST Technique

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

Using an IEEE Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems. Zbigniew Czaja 1, Bogdan Bartosinski 2

Luwei Yang. Mobile: (+86) luweiyang.com

Design and Simulation of Modified Alum Based On Glut

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

FPGA IMPEMENTATION OF LOW POWER AND AREA EFFICIENT CARRY SELECT ADDER

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

1.1 Digital Signal Processing Hands-on Lab Courses

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

International Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015

Optimization and Emulation Analysis on Sampling Model of Servo Burst

CMOS Technology for Increasing Efficiency of Clock Gating Techniques Using Tri-State Buffer

Transcription:

LIST OF PUBLICATIONS DR. DAVINDER PAL SHARMA A. Books (1) Davinder Pal Sharma (2008), Digital Signal Processing, Kalyani Publishers, New Delhi, India (ISBN-978-81-272-4322-7). B. Monographs (1) Davinder Pal Sharma (2004), Digital Signal Processor based Efficient Implementation of Transmitter Functions of V.90 Digital Modem, Ph.D. Thesis. (2) Davinder Pal Sharma (2002), Soft Modem Implementation using Digital Signal Processor, UGC Project Report. C. Paper Published in Peer Reviewed Journals (1) Daniel Sooknanan, Sanjay Bahadoorsingh, Ajay Joshi and Davinder Pal Sharma (2016), The Smart Grid in the Caribbean Region, West Indian Journal of Engineering, Vol. 38, No. 2 (Accepted). (2) Jamin Atkins and Davinder Pal Sharma (2015), Visualization of Babble-Speech Interactions using Andrew's Curves, Circuits, Systems & Signal Processing, Springer, USA, (Published Online on July 8, 2015), DOI: 10.1007/s00034-015-0123-4. (3) Davinder Pal Sharma, Avatar Baldeo and Cassiel Phillip (2015), Raspberry Pi based Smart Home for Deployment in the Smart Grid, International Journal of Computer Applications, New York, USA, Vol. 119, No. 4, Pp. 6-10, DOI: 10.5120/21053-3700. (4) Davinder Pal Sharma and Jamin Atkins (2014), Automatic Speech Recognition Systems- Challenges and Recent Implementation Trends, International Journal of Signal and Imaging Systems Engineering, Inderscience Publishers, UK, Vol. 7, No. 4, Pp. 220 234, DOI: 10.1504/IJSISE.2014.066600. (5) Davinder Pal Sharma, Arvindra Sampath and Deepchand Gangasingh (2014), Analysis of the Steelpan Notes using FFT Algorithm, International Journal of Recent Trends in Engineering & Technology, ON, Canada, Vol. 11, No. 2, Pp. 612-622.

(6) Davinder Pal Sharma (2013), Data Scrambler for Ultra-Wideband Communication Systems, International Journal of Electronics Communications and Electrical Engineering, Vol. 3, No. 5, Pp. 55-62. (7) Davinder Pal Sharma and Jasvir Singh (2012), Simulation and Spectral Analysis of the Scrambler for 56kbps Modem, Journal of Signal Processing Systems, Springer, USA, Vol. 67, No.3, Pp. 269-277, DOI 10.1007/s11265-010-0551-0. (8) M. C. J. Andrews, Davinder Pal Sharma and H.P.S. Missan (2012), Uncertainty Budget Analysis and its role in Microbial Fuel Cell Parameter Characterization, Renewable Energy & Power Quality Journal, Spain, No.10, Pp. 609 (1-5). (9) Davinder Pal Sharma and Jasvir Singh (2010), DSP Based Implementation of Scrambler for 56kbps Modem, Signal Processing An International Journal, Malaysia, Vol. 4, No.2, Pp 85-96. (10) Davinder Pal Sharma (2009), On the Development of Sustainable VLSI Infrastructure for the Caribbean Countries, The Journal of the Association of Professional Engineers of Trinidad and Tobago, Vol. 38, No.1, Pp. 16-23. (11) Davinder Pal Sharma and Jasvir Singh (2008), On the Implementation of Differential Encoder for Spectral Shaping in 56kbps Embedded Modems, Ubiquitous Computing and Communication Journal, Vol. 3, No.5, Pp. 22-33. (12) Davinder Pal Sharma and Jasvir Singh (2006) On the Computer Aided Analysis and Implementation of Data Parsing Function in 56kbps Voice Band Modem, Asian Journal of Information Technology, Vol.5, No.10, Pp. 1058-1063. (13) Jasvir Singh and Davinder Pal Sharma (2005), Computer-Aided Simulation and Implementation of V.90 Modulus Encoder, Journal of Circuits, Systems and Computers, World Scientific, Singapore, Vol. 14, No.5, Pp. 1027-36, DOI: 10.1142/S0218126605002702. (14) Jasvir Singh and Davinder Pal Sharma (2005), Computer Simulation and DSP Implementation of Data Mappers of V.90 Digital Modem in the aid of IT, Asian Journal of Information Technology, Vol. 4, No. 6, Pp. 600-606. (15) Sameer Lakhra, Davinder Pal Sharma and Jasvir Singh (2003), Study of Laser based Transmission / Reception parameters under Fading Channels, Journal of Instrumentation Society of India, Vol. 33, No. 4, Pp. 229-233.

(16) Davinder Pal Sharma and Jasvir Singh (2002), Recent Trends in Modem Technology, IETE Journal of Education, Taylor & Francis, UK, Vol. 41, No.1, Pp.15-26, DOI:10.1080/09747338.2002.11415756. D. Paper Published in Other Journals/Magazines (1) Davinder Pal Sharma and Shamir Mohammed (2010), On the Implementation of Low Power Pipelined FFT Processor for UWB Communication Systems, e - Journal of Caribbean Academy of Sciences, Vol. 4, No. 1, Pp. 33-46. (2) Jasvir Singh and Davinder Pal Sharma (2001), Signal Processing in Digital Global World, Bitcom India, Vol. 2, No.9, Pp.16-17. (3) Jasvir Singh, Davinder Pal Sharma, S. S. Bhatti and Harinder Pal Singh (2001) Digital Signal Processing Advances and Applications, Search, Vol. 4, No.1, Pp. 104-108. E. Paper Presented / Published at Conferences (1) Davinder Pal Sharma (2013), FPGA based Data Scrambler for Ultra-Wideband Communication Systems, Proceedings of International Conference on Recent Trends in Information, Telecommunication and Computing (ITC-2013), Chandigarh, India, Aug. 1-2, 5 Pages, DOI:03.LSCS.2013.4.46. (2) M. Andrews, H.P.S. Missan and Davinder Pal Sharma (2012), Modeling Proton Transport in Hydrophobic Polymeric Electrolytes, Proceedings of the 2012 Comsol Conference, Boston, USA, Oct. 3-5, 6 pages, DOI: 10.13140/2.1.2315.6802. (3) M.C.J Andrews, Davinder Pal Sharma and H.P.S. Missan (2012), Uncertainty Budget Analysis and its Role in Microbial Fuel Cell Parameter Characterization, International Conference on Renewable Energies and Power Quality (ICREPQ 12), Santiago de Compostela, Spain, March 28-30, 5 pages. (4) Davinder Pal Sharma (2011) Proposal on Infrastructure Development for Very Large Scale Integration Technology in the Caribbean, 10 th Regional Conference of Young Scientists of TWAS-ROLAC, Tobago, December 7-9. (5) Davinder Pal Sharma and Jamin Atkins (2010), FPGA Based Embedded Solution for Automatic Speech Recognition, IEM 2010 Conference on Fostering Engineering

Networking, Collaboration and Competence, October 7-8, The UWI, Trinidad, Pp.146-152. (6) Davinder Pal Sharma (2010), On the Implementation of Low Power Pipelined 256- point Radix-2 FFT Processor for UWB Communication Systems, TWAS-ROLAC Caribbean Young Scientists and Technologists Conference organized by CARISCIENCE and hosted by the University of Technology, Jamaica during January 20 22, Ocho Rios, Jamaica, 14 pages. (7) Davinder Pal Sharma and Jasvir Singh (2006), State of Art Digital Signal Processing Tools for Voice Band Modem Implementation, National Conference on Engineering Trends in Electronics NCETE 2006, Dec. 28-29, MAE, Pune, India, 10 pages. (8) Jasvir Singh, Davinder Pal Sharma and S. S. Bhatti (2003), Digital Signal Processing in V.90 Modem Technology, 2 nd WSEAS Int. Conference on Electronics, Control and Signal Processing (ICECS-03), Dec. 5-7, Singapore, Paper no.467-220, 7 pages. (9) Davinder Pal Sharma and Jasvir Singh (2003), DDSP Based Modem Technology, 2 nd WSEAS Int. Conference on Electronics, Control and Signal Processing (ICECS-03), Dec. 5-7, Singapore, Paper no.467-219, 9 pages. (10) Davinder Pal Sharma, Jasvir Singh and S. S. Bhatti (2002), Soft Implementation of Scrambler for Dial-up Modem using Digital Signal Processor, 9 th International Conference on Telecommunications 2002 (ICT 2002), June 23-26, Beijing, China, Vol. 3, Pp. 21-25. (11) Davinder Pal Sharma and Jasvir Singh (2002), Design and Implementation of Emission Filter for Soft Modem on TMS320C50 Chip, IEEE Asia Pacific Conference on Communication and Systems (APCCAS-2002), Oct. 28-31, Bali, Indonesia, Vol. 2, Pp. 499-503, DOI:10.1109/APCCAS.2002.1115321. (12) Davinder Pal Sharma and Jasvir Singh (2002), Efficient Signal Processing Implementation of Delay Line Filter for Embedded Modem, 18 th National Convention of Electronics and Telecommunication Engineers, Cochin, India, Oct. 4-5, Pp. 55-65. (13) Davinder Pal Sharma and Jasvir Singh (2002), Soft Implementation of Sine Wave Generator for embedded Systems using TMS320C50 DSP, 18 th National Convention of Electronics and Telecommunication Engineers, Cochin, India, Oct. 4-5, Pp. 66-80.

(14) Davinder Pal Sharma, S. S. Bhatti and Jasvir Singh (2001), DSP and Modem in the aid of Information Technology, The IEEE-Siberian Workshop of Students and Young Researchers on Modern Communication Technologies (SIBCOM 2001), Tomsk, Russia, Nov. 28-29, Pp. 23-29. DOI:10.1109/SIBCOM.2001.977503. (15) Davinder Pal Sharma and Jasvir Singh (2001), Recent Trends in Data Communication over General Switched Telephone Networks, Sixteenth National Convention of Electronics and Telecommunication Engineers, SLIET, Longowal, India, March 30-31, Pp. 12-17. (16) Jasvir Singh, Davinder Pal Sharma, S.S. Bhatti, K. Kaur and A. Singh (2001), Elements of Low Pass IIR Filter for Modems, Symposium on Advances in Electronics (ELECTRO-2001), Varansi, India, Jan. 4-6, Pp 37-40. (17) Davinder Pal Sharma and Jasvir Singh (2001), Communication of Data on Modems, 16 th National Convention of Computer Engineers, Patna, India, Pp.59-64. (18) Davinder Pal Sharma, Jasvir Singh, Jasminderjit Singh, Harinder Pal Singh and S. S.Bhatti (2000) Soft Computing in FSK Modem using DSP, IEEE International Conference on Systems, Man and Cybernetics, Tennessee, USA, Oct. 8-11, Pp 2333-2337, DOI: 10.1109/ICSMC.2000.884339. (19) Jasvir Singh, Davinder Pal Sharma, S. S. Bhatti, K. Kaur and A. Singh (2000), Information Processing in Digital Domain, 7 th IEEE International Conference on Electronics, Circuits and Systems, Lebanon, USA, Dec.17-19, Pp 579-582, DOI: 10.1109/ICECS.2000.911606. (20) Jasvir Singh, A. Singh, Davinder Pal Sharma, K. Kaur and S. S. Bhatti (2000), Soft Modem using Digital Signal Processor, Asia-Pacific Telecom 2000 International Conference on Advances in Telecommunication and Information Technology, Vellore, India, Dec.14-16, Pp 384-394.

2024 © artsdocbox.com Privacy Policy | Terms of Service | Feedback