ESA-ESTEC GSTP project Analog Silicon Compiler for Mixed-Signal ASICs Final Presentation - Introduction

Similar documents
A pixel chip for tracking in ALICE and particle identification in LHCb

Development of optical transmission module for access networks

Large Area, High Speed Photo-detectors Readout

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Local Trigger Electronics for the CMS Drift Tubes Muon Detector

Is the Golden Age of Analog circuit Design Over?

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego

SEMICONDUCTOR TECHNOLOGY -CMOS-

RX40_V1_0 Measurement Report F.Faccio

SEMICONDUCTOR TECHNOLOGY -CMOS-

Sharif University of Technology. SoC: Introduction

A. Chatterjee, Georgia Tech

A video signal processor for motioncompensated field-rate upconversion in consumer television

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

ECE Circuits Curriculum

DH400. Digital Phone Hybrid. The most advanced Digital Hybrid with DSP echo canceller and VQR technology.

BLANK PAGE. ARQ_10108_RPT_005.docx 2/18

VLSI Design Digital Systems and VLSI

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Radiation Hardening By Design

Digital Integrated Circuits EECS 312

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

Alcatel OmniPCX 4400

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

UNIT V 8051 Microcontroller based Systems Design

A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout

PDW MARTHEL S.C. ul. Sosnowa 24-5, Bielany Wrocławskie Kobierzyce, POLAND tel , 12; fax MART-02:

Multi Core fibers and other fibers for the future.

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Laboratory 4. Figure 1: Serdes Transceiver

Mass production testing of the front-end ASICs for the ALICE SDD system

EECS150 - Digital Design Lecture 2 - CMOS

Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector

DEPFET Active Pixel Sensors for the ILC

Ultrasound Variable-Gain Amplifier MAX2035

Microwave Laboratory

EE262: Integrated Analog Circuit Design

Data Converters and DSPs Getting Closer to Sensors

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

Flat Panel Displays: LCD Technologies and Trends

006 Dual Divider. Two clock/frequency dividers with reset

Chapter 1. Introduction to Digital Signal Processing

ID C10C: Flat Panel Display Basics

Digital Fundamentals. Introduction to Digital Signal Processing

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

Design and Implementation of an AHB VGA Peripheral

Brief Description of Circuit Functions

Introduction to Data Conversion and Processing

Tolerant Processor in 0.18 µm Commercial UMC Technology

Digital Strobe Tuner. w/ On stage Display

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

XC-77 (EIA), XC-77CE (CCIR)

DSP in Communications and Signal Processing

24. Scaling, Economics, SOI Technology

PIXEL2000, June 5-8, FRANCO MEDDI CERN-ALICE / University of Rome & INFN, Italy. For the ALICE Collaboration

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Digital Front End (DFE) Training. DFE Overview

GIGA nm Single Port Embeddable Gigabit Ethernet Transceiver. IP embeddability and system development. Main features. Operating conditions

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

VLSI Digital Signal Processing

CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay

inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering August 2000, Nice, FRANCE

Sherwood Engineering HF Test Results

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

Neutron Irradiation Tests of an S-LINK-over-G-link System

PICOSECOND TIMING USING FAST ANALOG SAMPLING

RF4432 wireless transceiver module

SignalTap Plus System Analyzer

L12: Reconfigurable Logic Architectures

ECG Demonstration Board

Freescale Set-Top Box Multimedia Products (FC108)

Design Brief - I35 and I35 DAC Stereo Integrated Amplifier

Digital Effects Pedal Description Ross Jongeward 10 December 2014

Scrambler Choices to Meet Emission Requirement for 1000BASE-T1

Application Note 20D45X Family

Therefore, HDCVI is an optimal solution for megapixel high definition application, featuring non-latent long-distance transmission at lower cost.

The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration

RF4432F27 wireless transceiver module

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

AMIGO- 8VSB (ATSC) digital Modulator

ASTRIX ASIC Microelectronics Presentation Days

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION

Multimedia Market. Digital and HDTV Set-Top Boxes ICs

Quadruple, 2:1, Mux Amplifiers for Standard-Definition and VGA Signals

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

Elegance Series Components / New High-End Audio Video Products from Esoteric

IC Design of a New Decision Device for Analog Viterbi Decoder

Verification of Optimal EMI Filter Design

On-board detection electronics in spanish optical satellite: INGENIO. Thales Alenia Space España

Stereo Box Pre Box Amp Box Amp Box Mono Switch Box. Tuner Box Dock Box F / V Phono Box MM Record Box USB Phono Box II

System Quality Indicators

Research Results in Mixed Signal IC Design

JRC ( JTAG Route Controller ) Data Sheet

Low Power Design: From Soup to Nuts. Tutorial Outline

Innovative Fast Timing Design

C-MAX. CMM-9301-V3.1S Bluetooth 4.0 Single Mode HCI Module. Description. 1.1 Features

Display Solutions for Smartphones and Tablets

Transcription:

ESA-ESTEC GSTP project Analog Silicon Compiler for Mixed-Signal ASICs Final Presentation - Introduction Georges Gielen Katholieke Universiteit Leuven

Outline! Context! Project objectives! Project partners! Project overview! Overview Final Presentation Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 2

Need for mixed-signal ICs! analog is interface between DSP electronics and analog outer world " voice, audio, images " measuring and driving signals " transmitting signals 1010110 Analog real world Digital Analog! high-performance applications " high speeds, low power... Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 3

The egg model [Paul Gray - UC Berkeley] consumer electronics analog telecommunications multimedia DSP automotive industrial applications military/space medical The more digital, the more analog and mixed-signal! Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 4

Is analog still important?! non-negligible % of system functionality is still analog! mixed analog-digital ICs is a multi-billion-$ industry 100% 80% 60% 40% % functionality analog functionality digital functionality 20% 0% 1990 2000 Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 5

Example : ISDN interface ANALOG FRONT-END DIGITAL SIGNAL PROCESSORS SUBSCRIBER/EXCHANGE INTERFACE U-INTERFACE HYBRID TX AMPLIFIER A D A D TX FILTER RX FILTER ECHO CANCELLER - + + AGC EQUALISER M U X SYNCHWORD 6kBd M U X 1Q 2B 1Q 2B SCRAMBLER ACTIVATION/ DEACTIVATION CONTROLLER DE- SCRAMBLER INTERFACE ADAPTATION 256 kbits/s 256 kbits/s 512kHz 8kHz S INTERFACE NT-MODE DOUTSXP DIN DCLK SRP DFR SXN SRN XTLI (CLS) 7.68MHz 34Ω 34Ω 5KΩ 5KΩ S0 INTERFACE WAKE-UP DETECTOR CLOCK RECOVERY Source : Alcatel Microelectronics Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 6

Example : ISDN interface PORTS µcore ANALOG BLOCKS SOFTWARE Source : Alcatel Microelectronics Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 7

SIA technology roadmap prediction of Gordon Moore: chip compute power *2 per 1,5 year Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 8

! reduction of cost : What is driving integration? " technology used " number of components and passives! higher performance, lower power B De Muer ~ cm 2 ~ mm 2 Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 9

What about space?! integration reduces 3-D volume, weight! increased performance and lower power consumption! cheaper standard technologies Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 10

Need for analog CAD tools! analog is typically small fraction of chip area! but requires disproportionally large part of design effort and is often responsible for design errors! # analog is big problem for mixed-signal systems! # need analog CAD tools to solve this problem! Analog Analog Digital Digital AREA DESIGN TIME Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 11

Analog module generator [Gielen JCTheory 1995] AMGIE! covers complete design flow from spec to layout : " optimally tailors circuit to each application and process " increases analog design productivity " for frequently used cells e.g. opamps, filters... LAYLA Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 12

Outline! Context! Project objectives! Project partners! Project overview! Overview Final Presentation Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 13

Project objectives! extend Analog Module Generator (resulting from ASTP4 project) to meet the requirements for on-board space applications " mismatch/yield " better layout! develop, manufacture and test two ADC cells " high-speed ADC " low-power ADC for on-board PDFE! design, manufacture and demonstrate microcamera for on-board space applications " CMOS imager chips Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 14

Outline! Context! Project objectives! Project partners! Project overview! Overview Final Presentation Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 15

Project partners! prime contractor : Katholieke Universiteit Leuven! subcontractor : IMEC " subcontractor : FillFactory Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 16

Outline! Context! Project objectives! Project partners! Project overview! Overview Final Presentation Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 17

Project overview! duration : October 1996 - March 2001! phase I and II - 1.2 MAU! project activities : " WP1100-1500 : consolidation and extension of the AMG (K.U.Leuven) " WP2100-2500 : development of high-speed ADC (K.U.Leuven) " WP2600, 3100-3600 : development of PDFE, including lowpower ADC (IMEC) " WP4100-4900 : development of microcamera (IMEC - FillFactory) " WP5100-5200 : project management (K.U.Leuven) Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 18

Outline! Context! Project objectives! Project partners! Project overview! Overview Final Presentation Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 19

Final Presentation Overview! Geert Van der Plas (K.U.Leuven) : Analog module generator software (AMGIE/Mondriaan)! Jan Vandenbussche (K.U.Leuven) : Irradiation of CSA-PSA High-speed analog-to-digital converter! Jan Wouters (IMEC) : Particle detector front-end (PDFE)! lunch! Werner Ogiers (FillFactory) : Integrated radiation-tolerant imaging systems (IRIS1, IRIS2) Final presentation ESA-ESTEC 7/3/2001 Georges Gielen 20