Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Similar documents
Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

D Latch (Transparent Latch)

Introduction to Sequential Circuits

Other Flip-Flops. Lecture 27 1

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

ECE 341. Lecture # 2

Chapter. Synchronous Sequential Circuits

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

ELCT201: DIGITAL LOGIC DESIGN

Experiment 8 Introduction to Latches and Flip-Flops and registers

Unit 11. Latches and Flip-Flops

ELCT201: DIGITAL LOGIC DESIGN

LAB 7. Latches & Flip Flops

EET2411 DIGITAL ELECTRONICS

Logic Design. Flip Flops, Registers and Counters

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

RS flip-flop using NOR gate

Rangkaian Sekuensial. Flip-flop

DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)

RS flip-flop using NOR gate

Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Chapter 8 Sequential Circuits

Engr354: Digital Logic Circuits

Digital Circuits ECS 371

MC9211 Computer Organization

Sequential Logic and Clocked Circuits

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

LATCHES & FLIP-FLOP. Chapter 7

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

INTRODUCTION TO SEQUENTIAL CIRCUITS

CHAPTER 4: Logic Circuits

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Chapter 4. Logic Design

Asynchronous (Ripple) Counters

Synchronous Sequential Logic

CHAPTER 4: Logic Circuits

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Flip-Flops and Sequential Circuit Design

EE292: Fundamentals of ECE

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Lecture 8: Sequential Logic

Chapter 5: Synchronous Sequential Logic

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

CPS311 Lecture: Sequential Circuits

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

Sequential Circuits: Latches & Flip-Flops

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Synchronous Sequential Logic

Sequential Logic Circuits

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

Digital Fundamentals: A Systems Approach

Sequential Logic Basics

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

AIM: To study and verify the truth table of logic gates

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

CHAPTER1: Digital Logic Circuits

Chapter 5 Sequential Circuits

Digital Circuits 4: Sequential Circuits

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

INC 253 Digital and electronics laboratory I

Synchronous Sequential Logic

Introduction to Microprocessor & Digital Logic

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

CHAPTER 1 LATCHES & FLIP-FLOPS

Physics 323. Experiment # 10 - Digital Circuits

Synchronous Sequential Logic

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Solar Power for Small Hall

Combinational vs Sequential

Final Exam review: chapter 4 and 5. Supplement 3 and 4

(Refer Slide Time: 2:05)

FE REVIEW LOGIC. The AND gate. The OR gate A B AB A B A B 0 1 1

Introduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Transcription:

The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage Elements

Objectives To become familiar with flip-flops. To implement and observe the operation of different flip-flops. To become familiar with flip-flops' timing diagrams. Theoretical Background Flip Flops Flip-Flop is the common name given to two-state devices which offer basic memory for sequential logic operations. Flip-flops are heavily used for digital data storage and transfer and are commonly used in banks called "registers" for the storage of binary numerical data. For a latch, the output essentially responds immediately to changes on the input lines (and possibly the presence of a clock pulse). A flip-flop is designed to change its output at the edge of a controlling clock signal. 2

Types of Flip-Flops There are several types of flip-flops and they are D, S-R, J-K and T flip-flops, but the two most important kinds are the D and J-K flip-flops. S-R Flip-Flop An S-R flip-flop is similar to an S-R latch in that S = 1 sets the Q output to 1, and R = 1 resets the Q output to 0. The essential difference is that the flip-flop has a clock input, and the Q output can change only after an active clock edge. The figure below shows an S-R flip-flop constructed from two S-R latches and gates. This flipflop changes state after the rising edge of the clock. The circuit is often referred to as a masterslave flip-flop. The following table shows the operation summary of the SR Flip-Flop. S R CLK Q Q' 0 0 Q (No Change) Q' (No Change) 1 0 1 0 0 1 0 1 1 1 0 (undefined) 0 (undefined) 3

For the master-slave flip-flop, if the inputs change while the clock is low, the flip-flop output may be incorrect. Give a look at the following timing diagram. D Flip-Flop We can design a flip flop using two ways. The first one is the construction of a D flip-flop with two D latches and an inverter, as shown in the figure below. The first latch is called the master and the second the slave. The circuit samples the D input and changes its output Q only at the positive edge of the synchronizing or controlling clock (designated as CLK). 4

Here is the timing diagram for the master-slave D flip-flop. Another construction of an edge-triggered D flip-flop uses three SR latches as shown in the figure below. Two latches respond to the external D (data) and CLK (clock) inputs. The third latch provides the outputs for the flip-flop. 5

Below is the operation summary table for the D flip-flop. D CLK Q 0 0 1 1 The graphic symbol for the edge-triggered D flip-flop is shown below. It is similar to the symbol used for the D latch, except for the arrowhead-like symbol in front of the letter Clk, designating a dynamic input. The dynamic indicator (>) denotes the fact that the flip-flop responds to the edge transition of the clock. A bubble outside the block adjacent to the dynamic indicator designates a negative edge for triggering the circuit. The absence of a bubble designates a positive-edge response. J-K Flip-Flop The most economical and efficient flip-flop constructed in this manner is the edge-triggered D flip-flop, because it requires the smallest number of gates. But other types of flip-flops still can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops. There are three operations that can be performed with a flip-flop: Set it to 1, reset it to 0, or complement its output. With only a single input, the D flip-flop can set or reset the output, depending on the value of the D input immediately before the clock transition. Synchronized by a clock signal, the JK flip-flop has two inputs and performs all three operations. The circuit diagram of a JK flip-flop constructed with a D flip-flop and gates is shown below. 6

The J input sets the flip-flop to 1, the K input resets it to 0, and when both inputs are enabled, the output is complemented. The J-K flip-flop can be an extended version of the S-R flip-flop. This is the same circuit as for the S-R master-slave flip-flop, except S and R have been replaced with J and K, and the Q and Q outputs are feeding back into the input gates. The following table shows the operation summary for J-K flip-flop. J K CLK Q 0 0 Q (No Change) 0 1 0 1 0 1 1 1 Q' (Complement) 7

And here is the timing diagram for a J-K flip-flop. T Flip-Flop The T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when inputs J and K are tied together, or with a D flip-flop and an exclusive-or gate. T flipflop is frequently used in building counters. The following table shows the operation summary for T flip-flop. J CLK Q 0 Q (No Change) 1 Q' (Complement) 8

Flip-Flop Applications Frequency Division The process of dividing or reducing the output frequency to half of its input signal frequency is called Frequency division. As the name implies, the frequency divider circuits are used to produce the digital signal output exactly half the input frequency. This means if we process an input signal of frequency 100 Hz, then the frequency divider circuit will provide the output of 50 Hz. Simple Traffic Light This is one simple application of D-type flip-flops. Traffic light simulation using two D-type flipflops, an AND gate and a clock, provided to one of flip-flops. Timing of the lights can be maintained by changing the clock frequency. Higher the clock frequency, faster will the lights blink and vice-versa. 9

Question Complete the following timing diagram for the previous circuit. Solution 10

Light On/Off Switch circuit The T flip-flop can be used as a toggle switch to switch a lamp on or off. But what if the switch in the previous circuit has bouncing problem, will the circuit work correctly? If not, how can we solve it? Of course, the circuit will not work correctly as there is so many presses on the switch at a small amount of time. If the number of presses was odd, it will work correctly. But if it was even, the lamp light will not change. We can solve it by using a debouncing circuit. 11

Lab Work Equipments required Circuit Wizard Simulation Software. KL-31001 trainer kit. IC 7404(NOT), IC 7408(AND), IC 7432(OR), IC 7400(NAND), IC 7402(NOR). Connecting wires and Breadboard. The Datasheets of the IC s. Implementation Use Circuit Wizard to design, test and simulate the required circuits, then implement the circuits practically in the laboratory. 1. Construct RS flip-flop using Basic Logic Gates. 2. Construct D flip-flop using D latch. 3. Construct D flip-flop using RS flip-flop. 4. Construct J-K flip-flop using D flip-flop. 5. Convert a J-K flip-flop to a T flip-flop. 6. Construct Frequency Divisor Circuit using J-K flip-flop. 7. Construct the simple traffic lights circuit. Exercises: Good Luck 12