Development of an Automatic Switch-off Household Loads by Visitor Counter

Similar documents
Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Asynchronous (Ripple) Counters

MODULE 3. Combinational & Sequential logic

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Counters

Decade Counters Mod-5 counter: Decade Counter:

Physics 323. Experiment # 10 - Digital Circuits

Chapter 3: Sequential Logic Systems

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Chapter 4. Logic Design

Lecture 8: Sequential Logic

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

CHAPTER 1 LATCHES & FLIP-FLOPS

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Notes on Digital Circuits

LAB #4 SEQUENTIAL LOGIC CIRCUIT

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Introduction to Microprocessor & Digital Logic

Computer Systems Architecture

Logic Design. Flip Flops, Registers and Counters

Notes on Digital Circuits

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

ASYNCHRONOUS COUNTER CIRCUITS

D Latch (Transparent Latch)

Counter dan Register

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

Analogue Versus Digital [5 M]

IT T35 Digital system desigm y - ii /s - iii

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

RS flip-flop using NOR gate

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

2 The Essentials of Binary Arithmetic

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Synchronous Sequential Logic

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Chapter 5: Synchronous Sequential Logic

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Analysis of Digitally Controlled Delay Loop-NAND Gate for Glitch Free Design

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Experiment 8 Introduction to Latches and Flip-Flops and registers

Module -5 Sequential Logic Design

An FPGA Implementation of Shift Register Using Pulsed Latches

EKT 121/4 ELEKTRONIK DIGIT 1

EXPERIMENT #6 DIGITAL BASICS

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Sequential Logic and Clocked Circuits

Unit 11. Latches and Flip-Flops

DIGITAL CIRCUIT COMBINATORIAL LOGIC

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

16 Stage Bi-Directional LED Sequencer

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

COMP2611: Computer Organization. Introduction to Digital Logic

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

Logic Design II (17.342) Spring Lecture Outline

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Computer Organization & Architecture Lecture #5

Introduction. Serial In - Serial Out Shift Registers (SISO)

(Refer Slide Time: 2:00)

ELCT201: DIGITAL LOGIC DESIGN

GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

CHAPTER 4: Logic Circuits

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Logic. Andrew Mark Allen March 4, 2012

CHAPTER 4: Logic Circuits

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Improve Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop

COSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Registers and Counters

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

CHAPTER 6 COUNTERS & REGISTERS

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

LATCHES & FLIP-FLOP. Chapter 7

FLIP-FLOPS AND RELATED DEVICES

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Sequential Circuits: Latches & Flip-Flops

Previous Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)

Chapter 3. Boolean Algebra and Digital Logic

Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

SEQUENTIAL CIRCUITS THE RELAY CIRCUIT

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

WINTER 14 EXAMINATION

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Sequential Logic Basics

Chapter 7 Counters and Registers

Chapter 2. Digital Circuits

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

AIM: To study and verify the truth table of logic gates

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

REPEAT EXAMINATIONS 2002

Transcription:

Development of an Automatic Switch-off Household Loads by Visitor Counter Dibyendu Sur 1, Pran Gopal Paul 2, Aparna Chowdhury 2, Shreya Bose 2, Aditi Pal 2, Ramdeep Kumar 2 Assistant Professor, Department of Applied Electronics and Instrumentation Engineering, Guru Nanak Institute of Technology, Sodepur, Kolkata, West Bengal, India 1 Student, Department of Applied Electronics and Instrumentation Engineering, Guru Nanak Institute of Technology, Sodepur, Kolkata, West Bengal, India 2 ABSTRACT: The daily increasing demand of electricity in modern life leads to abundant usage of electric resources. The household electric loads like electric fans, lights which are commonly used for almost 24 hours in a day often consume extra amount of power as people forget to switch off them even they go out of the room. An automatic switching-off of electrical loads has been proposed in this paper by counting the number of visitors in the room in order to avoid excess consumption of electrical power. The electrical loads will be switched off by use of a digital counter which will continuously monitor the incoming and outgoing of visitors and disconnects the circuit when visitor count becomes zero. KEYWORDS: IR transceiver, Digital Counter, Electromagnetic Relay, D-Latch. I.INTRODUCTION Electricity becomes an integral part of our modern life and the consumption of electric power in each domestic purpose is getting increased day by day. The household loads like lights, fans are used in every house these days. The unawareness of people to switch off these loads leads to unwanted power consumption. In this paper, a suitable technique is proposed in order to automatically switch off the household loads after all the persons go out of the room. A pair of infra-red transmitter and receiver arrangement is installed at the door in order to monitor any incoming and outgoing of people. These IR sensors will enable us to count the total number of persons in the room. The visitor counting is implemented by a digital counter. The counter output is fed to an active low output decoder and an inverter to get high output. An electromagnetic relay circuit (with proper current amplification at the input) will switch off the corresponding load after the counter output goes to zero. The block diagram of the work is shown in Fig 1. Fig. 1 Block Diagram of automatic switching off of electrical loads A more detailed block diagram in order to illustrate the complete functionality is shown in Fig 2. Copyright to IJIRSET www.ijirset.com 79

Fig. 2 Detailed Block Diagram and working principle of automatic switching off of household electrical loads The decision of whether a people is entering or exiting in the room will be determined by a pair of IR-transceivers. The first IR transceiver (IR A) will be mounted close to the door and the second IR transceiver (IR B) will be situated inside the room, slightly distant from the door. The transmitter and receiver segment of a particular IR transceiver will be situated on the two sides of the wall so that whenever a person goes through the door, the IR signal from transmitter will be prevented to reach to the receiver by the people. If a person is coming in the room, he or she will produce obstacle to the ray path of IR A signal which is destined to the receiver before he or she produce obstacle to the ray path of IR B. On the contrary, if a person is going out of the room, he or she will prevent IR B signal before than IR A. Thus the sequence of prevention incidents of two IR transceiver pair will determine whether the person is coming in or going out of the room. This decision will enable the counter to act as either an up counter or a down counter. For an incoming person, IR A voltage pulse will come first and it will enable the counter as up counter. The IR A pulse will also latch the D-Latch inputs. The subsequent IR B voltage pulse which will appear after some seconds will be blocked by the latched D-Latch arrangement and hence IR B input cannot affect the counter. D-Latch is implemented by IC 7475. Likewise, then the person is exiting from the room, IR B voltage pulse will come first and decrement the counter. The IR A voltage pulse, which will come after some seconds will be blocked by D-Latch arrangement. The counter output through an active low output decoder and inverter will drive an electromagnetic relay which is connected to the load. The energizing current of electromagnetic relay is amplified through a current amplification circuit by transistor. Whenever counter output goes to zero, electromagnetic relay circuit will switch off the corresponding circuit. II.BRIEF EXPLANATION OF COMPLETE CIRCUIT The brief explanation of working procedure of the decision logic of which IR input comes first is explained in this section with the help of circuit diagram shown in Fig 3. Fig. 3 Circuit diagram of the proposed work For a people to enter in a room, he or she will obstruct the IR signal from IR transmitter A first. So a voltage pulse from IR sensor A will be obtained. IR transceiver B will be inactive. So the XOR gate output will be high and this will allow Copyright to IJIRSET www.ijirset.com 80

IR sensor A output to reach to D-Latch IC 7475 and subsequently increment the up counter by one. The same high XOR output will cause a low input to the Latch (L) input to IC 7475 and thus the D-Latch will go to latched state after a small propagation delay due to the D-flip-flop and the inverter. This will ensure no further effects over the digital counter for a single person whether he is entering in or exiting from the room. Similarly, if a person is going out of the room, he will generate an obstacle to the receiver of IR transceiver B and a voltage pulse from IR sensor B will reach to XOR gate first than IR transceiver A. XOR output will become high and allow IR sensor B output to reach to D-Latch and subsequently decrease the count value by one. This high value of XOR gate will also generate a low signal to Latch input of D-Latch IC 7475 and thus ensure the counter will not be affected by any further upcoming inputs after a small propagation delay. In this process, counter will be incremented or decremented only by once for entrance or exit of a single person. After a person completes entrance or exit, a pulse from IR sensor B will come through a delay circuit and cause the D flip-flop output to go low. The subsequent inverter output will then go high and this will make the D-Latch IC transparent and new inputs can now affect the Latch IC again and so can increment or decrement the counter again. The delay circuit is implemented by necessary addition of D flip-flops. The same binary counter (from IC 74HC193) is used as up or down counter. The counter output is fed to an active low output decoder. Whenever the counter output goes to zero, the D 0 output of decoder generates low output which is inverted by the subsequent inverter to generate a high output. Due to that high output, the electromagnetic relay will get excited and it will break the electric load connection from the power supply. Hence it will be possible to switch off the load after the number of people in a single room becomes zero. This circuit can also be used to turn on the loads again if a person enters again into the room. III.INITIAL DEVELOPMENT OF THE CIRCUIT In stage 1, the portion of the circuit from decision logic segment which has been already implemented is shown in Fig 4. The circuit (shown at the left side of Fig 4) enclosed in dashed region is completely implemented and tested (shown at the right side of Fig 4). Fig. 4 In stage 1, the portion of circuit diagram which has been implemented The D-flip-flop has been replaced by JK flip-flop by suitably changing the circuit shown in Fig 5. The D flip-flop (shown in dashed line at the left side of Fig 5, can be replaced by JK flip-flop and an inverter. If the original D input is 1, that is equivalent to J=1 and K=0, which will set the output Q (Q=1). If original D input is low, J will be low and K will be high. This will make the output reset (Q=0). Copyright to IJIRSET www.ijirset.com 81

Fig. 5 The replacement of D flip-flop by JK flip-flop In stage 2, the circuit has been developed slightly further and the portion of circuit which has been developed till now is shown in Fig 6. Fig. 6 In stage 2, the portion of circuit diagram which has been implemented IV. D-LATCH CIRCUIT CONNECTIONS The IC 7475 is a four bit bistable D-Latch IC with Latch inputs. If Latch input goes to low, the output for corresponding flip-flops are latched and they retain the previous value. Inputs can affect the D flip-flops only when the Latch inputs are high (Transparent state). In the proposed circuit, all the Latch inputs are tied in order to make all the D flip-flops latched or transparent simultaneously. Only two D-Latch is used for up counting and down counting procedure (D1-Q1 and D2- Q2). The latching is done to ensure only a single transition of digital counter for entire entrance or exit period of a person. The necessary circuit connections are shown in Fig 7. Fig. 7 The necessary connections for D-Latch Copyright to IJIRSET www.ijirset.com 82

V.DIGITAL COUNTER CIRCUIT DESIGN METHODOLOGY A single binary digital counter is used for up and down counter options. Whenever a person gets in the house, Q1 output from the D-Latch IC increments the counter by one. Whenever a person gets out of the room via the same door, Q2 output of D-Latch IC will decrement the counter by one. IC 74HC193 is used for counter operation. It is a presettable counter with clear option. The necessary connection for the counter is shown in Fig 8. Fig. 8 The circuit connections for 74HC193 counter VI.DECODER AND RELAY CONNECTIONS The outputs of counter is fed to a 4x16 active low decoder (74LS154) to generate the necessary combinations as well as to LED to indicate the total number of persons currently staying inside the room. From eight active low outputs of decoder (D 0 D 7 ), D 0 is connected to an inverter and then fed to the electromagnetic relay. A single pole double throw (SPDT) relay is used for this purpose. The common terminal of the relay is switched from Normally Connected (NC) terminal to Normally Open (NO) whenever the relay gets excited. The excitation comes from the inverted D 0 output of decoder. The loads are disconnected from the power source when NC gets disconnected from common terminal. A current amplification is done by an npn transistor BC547 in order to provide necessary excitation current to electromagnetic relay. The block diagram from counter output to relay is shown in Fig 9. Fig. 9 Block diagram for the connection from Digital counter to Electromagnetic Relay Some snapshots of the circuit being developed are shown in Fig 10. Copyright to IJIRSET www.ijirset.com 83

Fig. 10 Some snapshots of different phases of circuit development VII. CONCLUSION The cheap solution for the excessive power wastage proposed in this paper can be easily implementable to the home power supply system. The advantages are summarized here at conclusion. 1. This system reduces human workload. 2. This circuit is very useful to save excessive wastage of electricity. 3. This circuit is very cheap and very easy to implement. 4. This circuit can also be used to switch-on the loads (light/fan) whenever a person gets into the room again. REFERENCES [1] http:// www.datasheetcatalog.com. [2] http:// www.alldatasheet. com. [3] http:// multimedia-logic.software.informer.com/1.4/. [4] http:// www.allaboutcircuits.com/vol_4/chpt_11/5.html. [5] Texas Instruments website. [6] Electronics: Fundamentals and Applications, by D. Chattopadhyay, P.C. Rakshit. [7] Digital Circuits and Design by S Salivahanan & S Arivazhagan. [8] Electronics For You. [9] http:// www. engineersgarage.com. Copyright to IJIRSET www.ijirset.com 84