R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

Similar documents
R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

Department of Computer Science and Engineering Question Bank- Even Semester:

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Subject : EE6301 DIGITAL LOGIC CIRCUITS

1. Convert the decimal number to binary, octal, and hexadecimal.

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)


TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)


Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

PURBANCHAL UNIVERSITY

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

St. MARTIN S ENGINEERING COLLEGE

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Question Bank. Unit 1. Digital Principles, Digital Logic

1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Code No: A R09 Set No. 2

BHARATHIDASAN ENGINEERING COLLEGE, NATTRAMPALLI DEPARTMENT OF ECE

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

MODULE 3. Combinational & Sequential logic

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

WINTER 15 EXAMINATION Model Answer

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Minnesota State College Southeast

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

Computer Architecture and Organization

Prepared By Verified By Approved By Mr M.Kumar Mrs R.Punithavathi Dr. V.Parthasarathy Asst. Professor / IT HOD / IT Principal

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

RS flip-flop using NOR gate

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

RS flip-flop using NOR gate

Principles of Computer Architecture. Appendix A: Digital Logic

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

1.b. Realize a 5-input NOR function using 2-input NOR gates only.

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

S.K.P. Engineering College, Tiruvannamalai UNIT I

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

AM AM AM AM PM PM PM

WINTER 14 EXAMINATION

Microprocessor Design

North Shore Community College

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

TYPICAL QUESTIONS & ANSWERS

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW


UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013

Analogue Versus Digital [5 M]

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

Laboratory Objectives and outcomes for Digital Design Lab

Experiment 8 Introduction to Latches and Flip-Flops and registers

DIGITAL PRINCIPLES AND SYSTEM DESIGN

CHAPTER 4: Logic Circuits

DHANALAKSHMI SRINIVASAN INSTITUTE OF RESEARCH AND TECHNOLOGY CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN. I Year/ II Sem PART-A TWO MARKS UNIT-I

Digital Principles and Design

211: Computer Architecture Summer 2016

Combinational Logic Design

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

[2 credit course- 3 hours per week]

THE KENYA POLYTECHNIC

LECTURE NOTES. ON Digital Circuit And Systems

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

CHAPTER 4: Logic Circuits

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering

EC6302 DIGITAL ELECTRONICS L T P C OBJECTIVES:

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Logic Design Viva Question Bank Compiled By Channveer Patil

ECE 263 Digital Systems, Fall 2015

Using minterms, m-notation / decimal notation Sum = Cout = Using maxterms, M-notation Sum = Cout =

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

UNIVERSITI TEKNOLOGI MALAYSIA

FUNCTIONS OF COMBINATIONAL LOGIC

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

Logic Design. Flip Flops, Registers and Counters

Chapter 5 Sequential Circuits

Define the outline of formal procedures and compare different digital components like multiplexers, flip flops, decoders, adders.

Registers and Counters

SEMESTER ONE EXAMINATIONS 2002

VU Mobile Powered by S NO Group

Contents Circuits... 1

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Sequential Logic Circuits

Transcription:

SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in Boolean algebra? e) How do you convert one type of flip-flop into another? f) What are shift registers? g) What is the basic architecture of a PLA? h) Compare a decoder with a Demultiplexer. (3M+3M+2M+3M+3M+2M+3M+3M) a) The solution to the quadratic equation x2 11x + 22 = 0 is x = 3 and x = What is the base of numbers. b) Using 10 s complement, subtract i) 7253210-325010 ii) 325010-7253210. What do you infer from the results. Using K-map method determine the prime implicant and obtain the possible minimal expression for the following function F(A,B,C,D) = Σm(8,12,13) + d(1,2,4,6,7,11) a) Implement the following switching function using a Four input multiplexer F(A, B, C, D) = Σm ( 0, 1, 2, 4, 6, 9, 10, 13, 14) b) A Combinational circuit is defined by the following three Boolean functions F1= x y z + xz F2 = xy z + x y F3 = x y z + xy Design the circuit with a decoder and external gates. a) Define the following terms related to flip-flops. i) set-up time ii) hold time iii) propagation delay iv) preset and v) clear. b) Discuss D-type edge- triggered flip-flop in detail? (9M+7M) Design a resister to perform left shift and right shift for the following data 10110101? a) Implement the following Boolean function using PAL i) F1 ( x, y, z ) = m (0, 1,3, 6, 7 ) ii) F2 ( x, y, z ) = m (0, 2,3, 5) b) Compare PLA with PROM?

SET - 2 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) How are negative numbers represented? b) What is a cell of a K-map? c) Define full Subtractor. d) Write the Boolean algebraic laws. e) What is meant by race around condition in flip-flops? f) What is the basic difference between a shift register and a counter? g) Give the comparison between PROM, PLA, and PAL. h) What is a standard SOP form? (2M+3M+2M+3M+3M+2M+3M+3M) a) What is the advantage of 1 s and 2 s complement in computers. Represent +45 and -45 in sign-magnitude, sign-1 s complement and sign-2 s complement representation. b) Explain about Weighted and non-weighted codes a) Prove that AND - OR network is equivalent to NAND-NAND network b) Define the following terms with respect to K-Map with an example. i) Prime implicant ii) Redundant terms iii) Essential Prime implicant iv) Octet a) Implement a full adder with two 4 1 multiplexers. b) Implement Half adder using 5 NAND gates a) Convert a T flip flop to D type flip flop. b) Explain the working of a master-slave JK flip flop. State its advantages. a) Draw and explain 4-bit universal shift register. b) Explain different types of shift registers. List the PLA programming table and draw the PLA structure for the BCD-to-Excess-3-code converter.

SET - 3 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What do you mean by end around carry? When does it come into picture? b) What is the importance of Universal Gates? c) Define Encoder. d) What is a prime implicant in K-map? e) Distinguish between synchronous and asynchronous latches? f) What are the applications of shift registers? g) Is it possible to share the product terms between different outputs in a PLA? If yes, how? h) What is the advantage of SOP and POS forms of realization? (2M+3M+2M+3M+3M+2M+3M+3M) a) The binary numbers listed have a sign bit in the left most position and, if negative numbers are in 2 s complement form. Perform the arithmetic operations indicated and verify the answers. i) 101011 + 111000 ii) 001110 + 110010 iii) 111001 001010 iv) 101011 100110 b) Explain about Weighted and non-weighted codes List out the Basic Theorems and Properties of Boolean Algebra. Justify with Proof. a) Implement the following functions on decoder logic Y1= Σ(0,1,3,6,7), Y2= Π(0,2,4,7), Y3= Π(1,3,6,7) b) Realize a full sub tractor using MUX. 1 of 2

SET - 3 a) Determine how the circuit shown in Fig. 1 functions as a T-type flip-flop. What problem would there be when T= 1 and how could it be resolved. b) Convert a SR flip-flop to D type flip flop? a) Draw the logic diagram for a 4-bit binary ripple down counter using positive edge triggered flip-flops. b) Explain different types of shift registers. a) Draw and explain the block diagram of PLA. b) Tabulate the PLA programmable table for the four Boolean functions given below: F1(x,y,z) = Σm (1,2,4,6) F2(x,y,z) = Σm (0,1,6,7) F3(x,y,z) = Σm (2,6) F4(x,y,z) = Σm (1,2,3,5,7). 2 of 2

SET - 4 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) Why is the binary number system used in digital systems? b) State the Duality principle with example. c) Define Demultiplexer. d) What are the limitations of K-maps? e) What are the various methods used for triggering flip-flops? f) What are the advantages and disadvantages of ripple counters? g) How is the capacity of a PLA specified? h) How do you convert a decimal number into a number in any other system with base b? (2M+3M+3M+3M+3M+2M+3M+3M) a) Explain how 1's complement and 2's complement of a binary number is obtained? Illustrate by an example. b) What is gray code? What are the rules to construct gray code? Develop the 4 bit gray code for the decimal 0 to 1 a) List the universal gates? Implement XOR & XNOR gates using universal gates? b) Implement the following functions in canonical Sop and Pos forms i) f ( A, B, C, D ) = A B + BC + CD + ACD ii) f ( A, B, C, D ) = ( A + B + C ) ( A + D ) (B + C ) ( A + B + C ) a) Design an octal to binary encoder. b) Design a full subtractor and implement it using NAND gates. Explain its operation with the help of truth table? a) Distinguish between combinational logic and sequential logic. b) How could: i) a JK flip-flop be used as a D-type? ii) a JK flip-flop be used as a T-type? iii) a D-type flip-flop be used as a T-type? a) Explain synchronous ripple counters. Compare their merits and demerits. b) Design a modulo -12 up synchronous counter using T- flip flops and draw circuit diagram. a) Realize the following Boolean function using PROM f (x, y, z, w) = Σ m (0, 1, 3, 6, 8, 9, 15). b) Implement the following Boolean function using PLA i) F1(x,y,z)= Σm (0,1,3,6,7), F2(x,y,z)= Σm (0,2,3,5)