Rangkaian Sekuensial. Flip-flop

Similar documents
DIGITAL CIRCUIT COMBINATORIAL LOGIC

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

CHAPTER 1 LATCHES & FLIP-FLOPS

LATCHES & FLIP-FLOP. Chapter 7

EKT 121/4 ELEKTRONIK DIGIT 1

RS flip-flop using NOR gate

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Digital Fundamentals: A Systems Approach

CHW 261: Logic Design

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Lecture 8: Sequential Logic

RS flip-flop using NOR gate

5: Sequential Logic Latches & Flip-flops

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Chapter. Synchronous Sequential Circuits

EET2411 DIGITAL ELECTRONICS

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Chapter 11 Latches and Flip-Flops

Introduction to Sequential Circuits

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN

Other Flip-Flops. Lecture 27 1

Digital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches

Logic Design. Flip Flops, Registers and Counters

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

D Latch (Transparent Latch)

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Chapter 5 Flip-Flops and Related Devices

Sequential Logic and Clocked Circuits

PGT104 Digital Electronics. PGT104 Digital Electronics

Topic 8. Sequential Circuits 1

Introduction to Microprocessor & Digital Logic

Sequential Logic Basics

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Synchronous Sequential Logic

Digital Circuits ECS 371

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Unit 11. Latches and Flip-Flops

Combinational vs Sequential

Flip-Flops and Sequential Circuit Design

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

ECE 341. Lecture # 2

Experiment 8 Introduction to Latches and Flip-Flops and registers

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Chapter 8 Sequential Circuits

UNIT IV. Sequential circuit

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Engr354: Digital Logic Circuits

6. Sequential Logic Flip-Flops

FLIP-FLOPS AND RELATED DEVICES

MC9211 Computer Organization

Unit-5 Sequential Circuits - 1

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

CPS311 Lecture: Sequential Circuits

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

CHAPTER 4: Logic Circuits

Sequential Logic Circuits

Introduction. Serial In - Serial Out Shift Registers (SISO)

LAB 7. Latches & Flip Flops

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Chapter 4. Logic Design

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Review of digital electronics. Storage units Sequential circuits Counters Shifters

AIM: To study and verify the truth table of logic gates

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Chapter 5 Sequential Circuits

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

(Refer Slide Time: 2:00)

Asynchronous (Ripple) Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98

CHAPTER 4: Logic Circuits

IT T35 Digital system desigm y - ii /s - iii

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODULE 3. Combinational & Sequential logic

Digital Fundamentals

DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)

Digital Circuits 4: Sequential Circuits

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

INTRODUCTION TO SEQUENTIAL CIRCUITS

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

CS 261 Fall Mike Lam, Professor. Sequential Circuits

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Sequential Circuits: Latches & Flip-Flops

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

MUX AND FLIPFLOPS/LATCHES

Transcription:

Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop

Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential. In the case of a combinational function, the logic values on that function s outputs are directly related to the current combination of values on its inputs. In the case of a sequential function, the logic values on that function s outputs depend not only on its current input values, but also on previous input values.

Sequential Functions That is, the output values depend on a sequence of input values. Because sequential functions remember previous input values, they are also referred to as memory elements.

RS Latches One of the simpler sequential functions is that of an RS latch, which can be implemented using two NOR gates connected in a back-to-back configuration

RS Latches The secret of the RS latch s ability to remember previous input values is based on a technique known as feedback. This refers to the feeding back of the outputs as additional inputs into the function.

RS Latches

RS Latches

RS Latches

RS latch two NAND

D-Type Latches A more sophisticated function called a D-type ( data-type ) latch can be constructed by attaching two ANDs and a NOT to the front of an RS latch

D-Type Latches

D-Type Flip-flops In the case of a D-type flip-flop (which may also be referred to as a register), the data appears to be loaded when a transition, or edge, occurs on the clock input A transition from 0 to 1 is known as a rising-edge or a positive edge, while a transition from 1 to 0 is known as a falling-edge or a negative-edge A D-type flip-flop s clock input may be positive-edge or negative-edge triggered

D-Type Flip-flops

D-Type Flip-flops Waveform

D-Type Flip-flops with Clear (Reset)

JK and T Flip-flops T flip-flop doesn t have any data inputs; the outputs simply toggle to the inverse of their previous values on each active edge of the clock input.

Flip Flop Flip-flops are synchronous bistable devices. The term synchronous means the output changes state only when the clock input is triggered. That is, changes in the output occur in synchronization with the clock. Flip-flop is a kind of multivibrator. There are three types of multivibrators: Monostable multivibrator has only one stable state. It produces a single pulse in response to a triggering input. Bistable multivibrator exhibits two stable states. It is able to retain the two SET and RESET states indefinitely. It is commonly used as a basic building block for counters, registers and memories. Astable multivibrator has no stable state at all. It is used primarily as an oscillator to generate periodic pulse waveforms for timing purposes.

Edge-Triggered Flip-flops An edge-triggered flip-flop changes states either at the positive edge (rising edge) or at the negative edge (falling edge) of the clock pulse on the control input. The three basic types are introduced here: S-R, J-K and D.

Edge-triggered S-R flip-flop As S = 1, R = 0. Flip-flop SETS on the rising clock edge

Edge-triggered J-K flip-flop The J-K flip-flop works very similar to S-R flipflop. The only difference is that this flip-flop has NO invalid state. The outputs toggle (change to the opposite state) when both J and K inputs are HIGH. The truth table is shown below.

Edge-triggered D flip-flop The operations of a D flip-flop is much more simpler. It has only one input addition to the clock.

Pulse-Triggered (Master-Slave) Flip-flops The term pulse-triggered means that data are entered into the flip-flop on the rising edge of the clock pulse, but the output does not reflect the input state until the falling edge of the clock pulse.

Data Lock-Out Flip-flops The data lock-out flip-flop is similar to the pulse-triggered (master-slave) flip-flop except it has a dynamic clock input. The dynamic clock disables (locks out) the data inputs after the rising edge of the clock pulse. Therefore, the inputs do not need to be held constant while the clock pulse is HIGH.

Applications Frequency Division

Parallel Data Storage

Counting End of slides