RS-FEC Codeword Monitoring for 802.3cd

Similar documents
Error performance objective for 25 GbE

Error performance objective for 400GbE

Achieving BER/FLR targets with clause 74 FEC. Phil Sun, Marvell Adee Ran, Intel Venugopal Balasubramonian, Marvell Zhenyu Liu, Marvell

802.3bj FEC Overview and Status IEEE P802.3bm

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

802.3bj Scrambling Options

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

De-correlating 100GBASE-KR4/CR4 training sequences between lanes

EEE ALERT signal for 100GBASE-KP4

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet Initial Working Group ballot comments

802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

10GBASE-KR Start-Up Protocol

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Return Loss (RL), Effective Return Loss (ERL), and COM Variations

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

50GbE and NG 100GbE Logic Baseline Proposal

40GBASE-ER4 optical budget

Eric Baden (Broadcom) Ankit Bansal (Broadcom)

P802.3av interim, Shanghai, PRC

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

In support of 3.5 db Extinction Ratio for 200GBASE-DR4 and 400GBASE-DR4

Open electrical issues. Piers Dawe Mellanox

IEEE Broadband Wireless Access Working Group <

SECQ Test Method and Calibration Improvements

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Detailed. EEE in 100G. Healey, Velu Pillai, Matt Brown, Wael Diab. IEEE P802.3bj March, 2012

PMD & MDIO. Jan 11, Irvine, CA. Jonathan Thatcher, Clay Hudgins, IEEE 802.3ae. 10 Gigabit Ethernet

IEEE P802.3cd Ad Hoc meeting October 26, 2016

Toward Convergence of FEC Interleaving Schemes for 400GE

INTERNATIONAL TELECOMMUNICATION UNION

100G-FR and 100G-LR Technical Specifications

500 m SMF Objective Baseline Proposal

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

IEEE Broadband Wireless Access Working Group <

Analysis of Video Transmission over Lossy Channels

400G-FR4 Technical Specification

FEC Issues PCS Lock SMs. Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008

G.709 FEC testing Guaranteeing correct FEC behavior

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

200GBASE-DR4: A Baseline Proposal for the 200G 500m Objective. Brian Welch (Luxtera)

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

FEC Architectural Considerations

40G SWDM4 MSA Technical Specifications Optical Specifications

Adaptive decoding of convolutional codes

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Backplane NRZ FEC Baseline Proposal

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

40G SWDM4 MSA Technical Specifications Optical Specifications

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Comment #147, #169: Problems of high DFE coefficients

Research Topic. Error Concealment Techniques in H.264/AVC for Wireless Video Transmission in Mobile Networks

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

BER MEASUREMENT IN THE NOISY CHANNEL

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

MIGRATION TO FULL DIGITAL CHANNEL LOADING ON A CABLE SYSTEM. Marc Ryba Motorola Broadband Communications Sector

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

100GBASE-FR2, -LR2 Baseline Proposal

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Further Investigation of Bit Multiplexing in 400GbE PMA

Baseline proposal update

IEEE 802.3by D Gb/s Ethernet 2nd Task Force review comments

Summary of NRZ CDAUI proposals

Baseline Proposal for 200 Gb/s Ethernet 40 km SMF 200GBASE-ER4 in 802.3cn

IEEE 100BASE-T1 Physical Coding Sublayer Test Suite

PAM8 Baseline Proposal

Cost Effective High Split Ratios for EPON. Hal Roberts, Mike Rude, Jeff Solum July, 2001

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Training & EEE Baseline Proposal

VEC spec for 50GAUI-1 C2M and 100GAUI-2 C2M. Piers Dawe Mellanox

ETSI TS V5.4.1 ( )

10G- XFP- SR- AO. 10Gbs XFP Transceiver

10GBASE-LRM Interoperability & Technical Feasibility Report

Performance Results: High Gain FEC over DMT

FEC Selection for 25G/50G/100G EPON

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

FEC Applications for 25Gb/s Serial Link Systems

An Approach To 25GbE SMF 10km Specification IEEE Plenary (Macau) Kohichi Tamura

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

10 Gigabit Ethernet Consortium Optical Interoperability Test Suite version 1.1

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.

Problems of high DFE coefficients

Analysis of Link Budget for 3m Cable Objective

Optical Technologies Micro Motion Absolute, Technology Overview & Programming

Product Specification XFP 10G LR 20km LC Optical Transceiver

Analysis of Link Budget for 3m Cable Objective

The need for Encircled Flux, real or imaginary?

Transcription:

RS-FEC Codeword Monitoring for 802.3cd (in support of comment #14 against D2.1) Adee Ran Intel Corp.

IEEE P802.3cd task force 2 Contributors / Supporters Kent Lusted, Intel Upen Reddy Kareti, Cisco

IEEE P802.3cd task force 3 Problem statement How can we estimate link quality / margin with FEC? i.e, predict how often frames will be lost before it actually occurs The Frame Loss Ratio (FLR) can be derived from the Uncorrectable Codeword Ratio (UCR), given the frame size and IPG This was discussed in ran_020415_25ge_adhoc (which analyzes the RS(528,514)) based on previous work by Messrs. Brown and Anslow, referenced in that presentation Assuming uncorrelated errors (stationary noise), UCR can be calculated from the Symbol Error Ratio (SER) The information we have in RS-FEC registers enables measurement of SER SER is correlated to pre-fec BER/DER so this measurement gives some estimate on the PMD/PMA performance Problem: Errors are not necessarily uncorrelated Measured SER, and PMD performance, may yield optimistic estimates of FLR

IEEE P802.3cd task force 4 As described earlier (See ran_3bs_01a_0916) The FEC degradation solution is good for monitoring the PMD/PMA performance, but it is questionable how it can be used to predict failure rate (expressed as FLR, MTBF, etc.) Three scenarios were shown Non-stationary noise conditions can cause much shorter MTBF than what would be calculated assuming uncorrelated errors Selection of thresholds for degradation depends on scenario Incorrect thresholds may cause frequent false alerts (especially in a large network) or unanticipated faults Do we have something better available?

IEEE P802.3cd task force 5 Errored codeword counters The FEC decoder inherently knows, for each codeword, how many symbols were corrected (up to a maximum of 15 correctable errors) Counting codewords in separate counters, according to the number of errored symbols, would enable better understanding of the error statistics e.g. estimate/extrapolate probabilities of encountering codewords with more errors than already seen, up to non-correctable codewords From that, FLR or MTBF can be calculated This is a soft metric, not an alert

IEEE P802.3cd task force 6 Why now (again)? In ran_3bs_02a_0916 it was suggested to use this information instead of simple symbol error count to detect degradation The associated comment was rejected: There was no support for changing the FEC degrade feature along the lines in ran_3bs_02a_0916 Presumably the errors on the optical links (most of the error budget) are nearly uncorrelated, so the concern for 802.3bs is low Also, 400G/200G interleaved FEC is quite tolerant to bursts In this project we have full electrical links, and non-interleaved FEC Expect more correlated errors and non-stationary patterns Also, the volumes for electrical links are likely to be higher + high variability of margins Network management could benefit from soft margin assessment The proposed feature adds the required registers to observe the statistics, but no mechanism for signaling to the link partner It is not as a replacement to the FEC degrade feature

IEEE P802.3cd task force 7 What do we need? Ideally up to 15 registers to hold codeword counters per number of errored symbols The low-symbol-error counters are expected to advance very quickly, so have limited value For a 50 Gb/s link a minimally compliant PMD BER (2.4e-4), with uncorrelated errors: The 8-error counter would advance ~500/second The 11-error counter would advance ~1/second, ~4000/hour The 15-error counter would advance once every 3 hours Uncorrectable codeword (16 errors) occurs once every 38 hours For non-minimally compliant links the counters may advance less often Reading the registers periodically (even once per hour) can provide the required information for extrapolation This is beyond the scope of the standard. But see example in the next slide There is already a counter for uncorrectable codewords (for the RS(544,514), more than 15 errors) Suggestion is to allocate 16-bit counters for codewords with 8 through 15 errors. This will not be useful for the RS(528,514) FEC but that is out of scope anyway.

IEEE P802.3cd task force 8 Possible extrapolation of measurements Count of codewords Translated to effective BER 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Data and plot courtesy of Upen Reddy Kareti Shows how measurements of corrected symbols per codeword may be extrapolated to higher numbers and predict uncorrectable codewords There is more than one way to do it

IEEE P802.3cd task force 9 DETAILED PROPOSAL

IEEE P802.3cd task force 10 Proposed text for clause 134 (I) Insert new subclause after 134.5.3.3.2 (under 134.5.3.3, Reed-Solomon decoder) 134.5.3.3.3 FEC codeword monitoring The Reed-Solomon decoder may optionally provide the ability to count codewords according to the number of corrected symbols. The presence of this option is indicated by the assertion of the FEC_codeword_monitor_ability variable (see 134.6.X). When this option is provided, it is enabled by the assertion of the FEC_codeword_monitor_enable variable (see 134.6.Y). When FEC codeword monitoring is enabled, the Reed-Solomon decoder counts codewords with eight to fifteen FEC symbol errors in separate counters, fec_codeword_monitor_count_i (i=8 to 15), such that a codeword with i FEC symbols corrected by the decoder causes increment of fec_codeword_monitor_count_i.

IEEE P802.3cd task force 11 Proposed text for clause 134 (II) Insert new subclauses 134.6.X,134.6.Y, and 134.6.Z (under 134.6, RS-FEC MDIO function mapping) 134.6.X FEC_codeword_monitor_ability This variable is set to one when the FEC decoder has the codeword monitoring ability (see 134.5.3.3.3), and is set to zero if this ability is not supported. It is mapped to the bit defined in 45.2.1.102 (1.201.5). 134.6.Y FEC_codeword_monitor_enable This variable controls the FEC decoder codeword monitoring when the ability is supported (see 134.5.3.3.3). When set to one, codeword monitoring is enabled. When set to zero, codeword monitoring is disabled. Writes to this bit are ignored and reads return a zero if the FEC decoder does not have the codeword monitoring ability. This variable is mapped to the bit defined in 45.2.1.101 (1.200.5). 134.6.Z FEC_codeword_monitor_counter_i FEC_codeword_monitor_counter_i, where i=8 to 15, is a 16-bit counter that counts once for each codeword in which exactly i FEC symbol were corrected, if FEC_codeword_monitor_enable is true. These counters are mapped to the registers defined in 45.2.1.115d. Note: these subclauses may fit either after 134.6.6 (FEC_bypass_indication_ability) or at the end of 134.6

IEEE P802.3cd task force 12 Proposed text for clauses 91 and 119 New feature description subclauses similar to 134.5.3.3.2 (The following slides assume 91.5.3.3.2 and 119.2.5.3.1) Clause 91 text should be limited to 100GBASE-CR2, 100GBASE- KR2, 100GBASE-SR2, and 100GBASE-DR PHYs Clause 119 text should be limited to 200GBASE-CR4, 200GBASE- KR4, and 200GBASE-SR4 PHYs Variables subclauses as in 134.6 Implement with editorial license

IEEE P802.3cd task force 13 Proposed text for clause 45 (I) In 45.2.1.101 RS-FEC control register (Register 1.200) Change the first row of Table 45 79 and insert a new row after it: Bit(s) Name Description R/W 1.200.15:6 Reserved Value always 0 RO 1.200.5 FEC codeword monitor enable 1 = FEC codeword monitor counts codewords 0 = FEC codeword monitor does not count codewords R/W Insert new 45.2.1.101.aa (before the current subclause) and renumber subsequent subclauses: 45.2.1.101.aa FEC codeword monitor enable (1.200.5) This bit controls the RS-FEC codeword monitoring (see 91.5.3.3.2, 119.2.5.3.1, and 134.5.3.3.3). When set to a one, this bit enables codeword monitoring. When set to a zero, codeword monitoring is disabled. Writes to this bit are ignored and reads return a zero if the FEC does not have the codeword monitoring ability.

IEEE P802.3cd task force 14 Proposed text for clause 45 (II) In 45.2.1.102 RS-FEC status register (Register 1.201) Change the second row of Table 45 78 and insert a new row after it: Bit(s) Name Description R/W 1.201.6 Reserved Value always 0 RO 1.201.5 FEC codeword monitor ability 1 = RS-FEC decoder has the FEC codeword monitor ability 0 = RS-FEC decoder does not have the FEC codeword monitor ability RO Insert new 45.2.1.101.6b (before the current subclause) and renumber subsequent subclauses: 45.2.1.101.6b FEC codeword monitor ability (1.201.5) This bit is set to one to indicate that the decoder has the codeword monitoring ability (see 91.5.3.3.2, 119.2.5.3.1, and 134.5.3.3.3). This bit is set to zero if this ability is not supported.

IEEE P802.3cd task force 15 Proposed text for clause 45 (III) Insert new subclause after 45.2.1.115c 45.2.1.115d: RS-FEC codeword monitor counters (Registers 1.658 through 1.665) The RS-FEC codeword monitor counters are defined in 91.5.3.3.2, 119.2.5.3.1, and 134.5.3.3.3. Register 1.658 contains RS-FEC codeword monitor counter 8, and the assignment of bits in this register is shown in Table 45 90xxx. Registers 1.659 through 1.665 contain RS-FEC codeword monitor counters 9 through 15 respectively, and their bit assignments are equivalent to that of RS-FEC codeword monitor counter 8 register, for the corresponding counters. For each of these registers, the bits shall be reset to all zeros when the register is read by the management function or upon PHY reset, and shall be held at all ones in the case of overflow. Table 45 90xxx RS-FEC codeword monitor counter 8 register bit definitions Bit(s) Name Description R/W a 1.658.15:0 RS-FEC codeword monitor counter 8 FEC_codeword_monitor_counter_8 RO, NR a RO = Read only, NR = Non Roll-over

IEEE P802.3cd task force 16 QUESTIONS/COMMENTS? Thank you