Forensic Analysis of Closed Eyes

Similar documents
De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

A Simple, Yet Powerful Method to Characterize Differential Interconnects

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

Keysight Technologies

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

DUT ATE Test Fixture S-Parameters Estimation using 1x-Reflect Methodology

New Serial Link Simulation Process, 6 Gbps SAS Case Study

RF Characterization Report

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

User s Guide Rev 1.0

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

S-Parameter Measurement and Fixture De-Embedding Variation Across Multiple Teams, Equipment and De- Embedding Tools

Optimizing BNC PCB Footprint Designs for Digital Video Equipment

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

Eye Doctor II Advanced Signal Integrity Tools

Electrical Sampling Modules Datasheet 80E11 80E11X1 80E10B 80E09B 80E08B 80E07B 80E04 80E03 80E03-NV

Tutorial Session 8:00 am Feb. 2, Robert Schaefer, Agilent Technologies Feb. 2, 2009

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

PCB Probing for Signal-Integrity Measurements

PI3PCIE2612-A. High Bandwidth, 6-Differential Channel 1:2 DP/PCIe Gen2 Display Mux, ATX Pinout. Features. Description

Agilent Validating Transceiver FPGAs Using Advanced Calibration Techniques. White Paper

ELECTRICAL PERFORMANCE REPORT

Microwave Interconnect Testing For 12G-SDI Applications

Senior Project Manager / AEO

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

SI Design & Measurement Principles and Best Practices

Limitations of a Load Pull System

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

SIGNAL INTEGRITY SIMULATION AND MODELING

Keysight Technologies Method of Implementation (MOI) for BroadR-Reach Link Segment Tests Using E5071C ENA Option TDR

D-COAX, Inc. D-COAX Male-Female 1501 Series Cables and Cable Pairs. High Frequency, Skew Matched, Phase Stable Cable Pair (40 GHz)

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

Why Engineers Ignore Cable Loss

DesignCon Pavel Zivny, Tektronix, Inc. (503)

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Keysight Technologies De-Embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer. Application Note

30 GHz Attenuator Performance and De-Embedment

EMI/EMC diagnostic and debugging

Electrical Sampling Modules

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

IMPACT ORTHOGONAL ROUTING GUIDE

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

UNH-IOL Physical Layer Knowledge Document

Tektronix Inc. DisplayPort Standard

Monoblock RF Filter Testing SMA, In-Fixture Calibration and the UDCK

LoopBack Relay. SGLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

Application Note AN39

Boosting Performance Oscilloscope Versatility, Scalability

Parameter Symbol Units MIN MAX. RF Input Power (CW) Pin dbm +20. LO Input Power (CW) Pin dbm +27

SignalCorrect Software and TCS70902 Calibration Source Option SC SignalCorrect software

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Vias structural details and its effect on System performance

Interface Practices Subcommittee SCTE STANDARD SCTE Measurement Procedure for Noise Power Ratio

Designing High Performance Interposers with 3-port and 6-port S-parameters

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Basic Verification of Power Loadpull Systems

What really changes with Category 6

The high-end network analyzers from Rohde & Schwarz now include an option for pulse profile measurements plus, the new R&S ZVA 40 covers the

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Synthesized Clock Generator

RF (Wireless) Fundamentals 1- Day Seminar

Virtual Thru-Reflect-Line (TRL) Calibration

Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform

SV1C Personalized SerDes Tester. Data Sheet

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

DesignCon Tips and Advanced Techniques for Characterizing a 28 Gb/s Transceiver

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

Emphasis, Equalization & Embedding

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Innovative Fast Timing Design

Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02

Data Pattern Generator DG2020A Data Sheet

Benchtop Portability with ATE Performance

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

TEST REPORT T&M Research Products, Inc. Model W11K20-3.5s Ω by M. E. Gruchalla PE, December 6, 2008

立肯科技 LeColn Technology

Application Note DT-AN-2115B-1. DTA-2115B Verification of Specifations

Microwave Interconnect Testing For 12G SDI Applications

Extending the Usable Range of Error Vector Magnitude Testing

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

A Proof of Concept - Challenges of testing high-speed interface on wafer at lower cost

D-COAX, Inc. D-COAX d086 Series Cable Pair. High Frequency, Skew Matched, Phase Stable Cable Pair (65 GHz)

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

WAVEEXPERT SERIES OSCILLOSCOPES WE 9000 NRO 9000 SDA 100G. The World s Fastest Oscilloscope

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

SV1C Personalized SerDes Tester

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

OPERATION NOTES FOR PSIDEX AUDIO PGP-1A PRE-AMPLIFIER DESCRIPTION INSTALLATION

Parameter Symbol Units MIN MAX. RF Input power (CW) Pin dbm +23

SPARQ Signal Integrity Network Analyzer. High-bandwidth, Multi-port S-parameters

Applications protects low noise amplifiers and other devices from ESD or input power damage military, hi-rel applications

TGL2210-SM_EVB GHz 100 Watt VPIN Limiter. Product Overview. Key Features. Applications. Functional Block Diagram. Ordering Information

Transcription:

Forensic Analysis of Closed Eyes Dr. Eric Bogatin, Dean, Teledyne LeCroy Signal Integrity Academy Stephen Mueller, Applications Engineering Manager, Teledyne LeCroy Karthik Radhakrishna, Applications Engineer, Teledyne LeCroy Dr. Eric Bogatin Director, Teledyne LeCroy Front Range Signal Integrity Laboratory Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Prof, University of Colorado, Boulder, ECEE www.bethesignal.com Lesson AGCD-09-51 Forensic Analysis Course PSMA: Advanced GigaBit Channel Design Section 09: Advanced Topics With Eric Bogatin, Dean, Teledyne LeCroy Signal Integrity Academy AGCD-09-51 Forensic Analysis An efficient design methodology Forensic Analysis Scope features and signal features Clock jitter: random and periodic Single bit response Why the S-parameters of the channel tell the real story Teledyne LeCroy Signal Integrity Academy 2 1

Joke of the day Outline An efficient Design Methodology What is Forensic Analysis Five important methods: Know your scope and signal Look at the clock Single bit response Look at the common signal Look at the S-parameters of the channel Good habits Make rule #9 your friend! Explore all the usual suspects thru simulation Look at ALL the evidence available Know your channel s S-parameters Teledyne LeCroy Signal Integrity Academy 4 2

How to get it Right the 1 st Time How to get it Right the 2 nd Time Verify model accuracy: Active devices, Passive elements, Materials Models from simulation, measurement Component selection, performance qualification Product specs Functional design Follow Best Design Practices Synthesize the design Fix in software, components, silicon settings, minimal hardware changes Re-optimize Design rules Fix with major hardware changes Find the root cause Cost Reduction Optimize costperformance-risk tradeoffs with virtual prototypes (analysis and simulation tools) Fab first article Hardwaresoftware debug Test: Specs Margin Compliance Certification Volume production If it works the first time, there is no problem to fix okay, we re done Teledyne LeCroy Signal Integrity Academy 6 3

Fastest Way to Solve a Problem is to Identify its Root Cause If you have the wrong root cause your chance of fixing the problem is based on pure luck Teledyne LeCroy Signal Integrity Academy 7 Finding the root cause: Forensic Analysis- Who Killed the Signal? How do you find the root cause of any problem? Trick #1: Have you seen this problem before? Leverage the learning curve The value of synthesis- seeing many examples and PAYING ATTENTION See the problem through to the end and VERIFY you found the correct root cause Trick #2: If you wanted to reproduce this effect, how would you do it? How do magicians do their tricks? If you wanted to re-create this effect, how would you do it? Trick #3: Round up the usual suspects and interrogate each one What are all the possible root causes? What are the consistency tests to confirm the specific root cause? Two really important skills in forensic analysis: Rule #9 Studying pathological problems (know your suspects) Teledyne LeCroy Signal Integrity Academy 8 4

Rule #9 Never do a measurement or simulation without first anticipating what you expect to see. If you are wrong, there is a reason- either the set up is wrong or your intuition is wrong. Either way, by exploring the difference, you will learn something If you are right, you get a nice warm feeling that you understand what is going on. Corollary to rule #9: There are so many ways of screwing up a measurement or simulation, you can never do too many consistency checks Teledyne LeCroy Signal Integrity Academy There is no Substitute to Studying Pathological Problems! Measure it: Wild River Technology CMP28 board - re-configurable backplane with a variety of pathological structures - can be used to generate stressed eyes Simulate it: Mentor Graphics HyperLynx and Teledyne LeCroy (SDAIII) - Synthesize specific channel - Simulate the S-parameters - Analyze impact on real time signals using scope software (SDAIII) Teledyne LeCroy Signal Integrity Academy 10 5

The Usual Suspects List Pathological problems (can kill the signal by itself): Insertion loss too high > ~ 0.1 db/in/ghz Stub resonances Mode conversion Channel to channel cross talk Death by a thousand cuts (all of the above and then some) Measurement artifacts Random jitter, Periodic jitter Reflections from discontinuities Cross talk Verification Murder on the Orient Express Think of all the consistency tests you can to confirm the root cause THE BEST way of verifying an interconnect problem is to look at the channel S-parameters Sometimes verification may require hacking a model for the interconnect and removing the feature in the model to verify this was the root cause Teledyne LeCroy Signal Integrity Academy 11 A Special Case: Your eye is closed If eye is closed at RX: May be difficult to find equalization settings to open eye (usually only successful for a loss mechanism) Need to use other techniques to find root cause Measurement artifacts Clock jitter analysis (periodic and random) Single bit response (reflections) Common signal response (mode conversion) THE BEST way of identifying interconnect related root causes is Look at the S-parameters! Teledyne LeCroy Signal Integrity Academy 12 6

If You Know What To Expect, You Will Be Dismayed, Shocked And Surprised at what is in Some Channel Models! Teledyne LeCroy Signal Integrity Academy 13 Strategy for Evaluating an S-parameter Channel Model Rule #9 is your best friend Look at ALL the data: SE in the freq domain SE in the time domain Diff in the freq domain Diff in the time domain Are the measurements reasonable? Perform the obvious consistency tests of the data Is the interconnect reasonable? Look at the important figures of merit of the channel Look for the usual suspects The spec is -13 db at 4 GHz. We simulated -12 db for the channel. We measured -17 db. What s wrong with our channel? Teledyne LeCroy Signal Integrity Academy 14 7

Are the measurements reasonable? What are the port assignments: 1 2 or 1 3? (look for the insertion loss!) S31 S21 S21 S31 5 db/div, 2 GHz/div 5 db/div, 2 GHz/div 1 3 2 4 1 3 2 4 Teledyne LeCroy Signal Integrity Academy 15 Are the measurements reasonable? Are the SE terms reasonable? Is S11 larger negative db and S21 0 db at low freq? Peaks in S11, > -13 db, related to dips in S21? Are S11, S22, S33, S44 similar to each other, passive Are S21 and S43 similar to each other?, passive Phase of S21 starts at 0 deg, increases negative direction 5 db/div 5 db/div Teledyne LeCroy Signal Integrity Academy 16 8

If you de-embedded Is the TDR of fixture model the same as the TDR of the fixture attached to the DUT? Adapted from Ching-Chao Huang, www.ataitec.com = good bad Result: noncausal, non passive, nonreciprocal behavior Teledyne LeCroy Signal Integrity Academy 17 Interconnect Figures of Merit Frequency domain: Magnitude of S21, SDD21 ~ 0.1-0.2 db/inch/ghz 1 GHz/div 1 GHz/div 20 db/3 GHz ~ 6.7 db/ghz @ 40 inches long ~ 0.17 db/inch/ghz Below 3 GHz, losses dominate, above 5 GHz, impedance variations 20 db/6 GHz ~ 3.3 db/ghz @ 30 inches long ~ 0.11 db/inch/ghz Via stub at 8 GHz, ~180 mils long Data courtesy of Molex Teledyne LeCroy Signal Integrity Academy 18 9

An Innocent Suspect: MS What is the expected insertion loss for microstrip? A stub, mode conversion? How to confirm? 1 3 2 4 Don t be persuaded by a false positive S21 S21 S41 Teledyne LeCroy Signal Integrity Academy 19 MS must make terrible differential pairs Of course not! Don t confuse differential behavior with SE behavior when there is tight coupling SDD21 S21 Teledyne LeCroy Signal Integrity Academy 20 10

The usual suspects Reflections Large dips in S21 and corresponding peaks in S11 Increasing S11 peaks with freq (bad launch) S11 in time domain shows location of discontinuities 10 db/div 40 GHz full scale Teledyne LeCroy Signal Integrity Academy 21 The usual suspects Stubs: large dips in SDD21 Confirm with peaks in SDD11 Confirm with SDD11 in time domain for location (which via has the stub?) 10 db/div 20 GHz full scale 100 Ohms center, 10 Ohms/div 10 nsec full scale Teledyne LeCroy Signal Integrity Academy 22 11

The usual suspects Mode conversion: fdip Dips in SDD21, confirmation of peaks in SCD21 Much less obvious with losses (SCC21 is attenuated!) Mode conversion can impact SDD21 at ½ dip freq 1 1 25 GHz 2 TD 2 20 psec skew SCD21 SDD21 SCD21 SDD21, no mode conversion Most effective confirmation test: plot the time delay of each SE line SDD21 Teledyne LeCroy Signal Integrity Academy 23 Final Exam: What is going on in this channel? S21 5 db/div 40 GHz full scale Suspects? Microstrip- confirm looking at S41 Stub - confirm looking at S11 Mode conversion- (it s single ended!!) Teledyne LeCroy Signal Integrity Academy 24 12

Analysis S21 S41 What s the answer? MS, and far end cross talk is a possible explanation S11 Teledyne LeCroy Signal Integrity Academy 25 Final exam Part 2- the differential response SDD21 5 db/div 40 GHz full scale Differential response of this channel looks better, but still falls of cliff at about 14 GHz Suspects: Stub, resonance, look at SDD11 Mode conversion, look at SCD21 Confirm with time domain: SDD11, S21, S43 Teledyne LeCroy Signal Integrity Academy 26 13

Final Exam- resolution SDD21 SCD21 SDD11 5 db/div 40 GHz full scale SDD11 turns on at ~ 14 GHz, consistent with resonance dip But SDC21 is high, suggests mode conversion as wellconfirm with S21 and S43 delays Teledyne LeCroy Signal Integrity Academy 27 Final Exam confirmation: S21, S43 in the time domain S43 S21 f dip There is a skew of about 25 psec Expect insertion loss dip at about: 1 1 20 GHz 2 TD 2 25 psec skew 50 psec/div Cliff is at 14 GHz, may have some impact from mode conversion at 10 GHz Teledyne LeCroy Signal Integrity Academy 28 14

Main impact is from reflection loss- resonance somewhere Confirm with SDD22 Looks like is discontinuity at launch Via or connector SDD22 100 Ohms center, 5 Ohms/div 2 nsec full scale Why does impedance creep up? Is there a large series resistance? Confirm with SDD11 Teledyne LeCroy Signal Integrity Academy 29 Is there high series resistance? SDD11 SDD22 Analysis Line is not uniform Little evidence of high series resistance Confirms discontinuity at each end of the line (turns out to be low cost SMA) 100 Ohms center, 5 Ohms/div 2 nsec full scale Teledyne LeCroy Signal Integrity Academy 30 15

The 21 point S-parameter check list for 4-ports 1. Open in notepad++: what is the freq start, freq step, max freq 2. What is the reference port impedance 3. What is the port assignment? Is S21 and S43 an insertion loss? 4. Frequency domain: is S11 large negative db and S21 0 db at low freq? 5. Frequency domain: estimate the magnitude of S21- is it close to 0.1 db/in/ghz? 6. Is the phase of S21 decreasing with frequency? 7. Is the peak in S11 correlated with the dip in S21? 8. How much coupling is there in S31, S41? Is this expected? 9. How much asymmetry is there in the magnitude and phase of S21 and S43? 10. In the time domain, look at S11, S22, S33, S44- are the magnitudes expected? End to end, line to line symmetry? 11. In the time domain, is NEXT from end to end symmetric? S31 and S42 12. Where does coupling occur: In time domain, S31 and S11, and S42 and S22 13. Measure the TDT of S21 and S43. Is the TD what is expected? How much time delay skew is there? 14. In the time domain, how does SDD21, SDD11, compared with S21 and S11? Is this consistent with the coupling? 15. In the time domain, how symmetric are SDD11 and SDD22 and SCC11 and SCC22? 16. How much SCD11 and SCD21 is there? 17. Where is the source of the SCD11, viewed in the time domain, compared with SDD11? 18. The three amigos: Passivity: S11, S22, S21, 19. The three amigos: Reciprocity: S21 = S12 20. The three amigos: Causality: TDT: S21, S43, and S11, S21 in polar plot- clockwise rotation 21. Compare the TDR of the fixture file you are de-embedding with the actual fixture attached to the DUT Teledyne LeCroy Signal Integrity Academy 31 Summary Make Rule #9 your best friend Before you start a measurement, consider the limitations of the measurement instrument When de-bugging a channel, use all available information Never look at one frequency value of one S-parameter and expect to know anything about the channel Look at each S-parameter term, as SE and differential, in the frequency domain and the time domain: read the S-parameters like a book Use every opportunity to move up the learning curve, with a solid foundation along the way. Teledyne LeCroy Signal Integrity Academy 32 16

The Signal Integrity Academy: www.signalintegrityacademy.com A web portal with > 80 hours of recorded signal integrity training videos All the analysis in this presentation used SI Studio and measured S-parameter channels Teledyne LeCroy Signal Integrity Academy 33 17