Physical Layer Built-in Security Enhancement of DS-CDMA Systems Using Secure Block Interleaving

Similar documents
Physical Layer Built-in Security Enhancement of DS-CDMA Systems Using Secure Block Interleaving

Physical Layer Built-in Security Analysis and Enhancement of CDMA Systems

TERRESTRIAL broadcasting of digital television (DTV)

Performance Enhancement of Closed Loop Power Control In Ds-CDMA

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

NUMEROUS elaborate attempts have been made in the

Lecture 16: Feedback channel and source-channel separation

Implementation of a turbo codes test bed in the Simulink environment

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

New Address Shift Linear Feedback Shift Register Generator

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

LFSR stream cipher RC4. Stream cipher. Stream Cipher

Attacking of Stream Cipher Systems Using a Genetic Algorithm

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

Frame Synchronization in Digital Communication Systems

Decoder Assisted Channel Estimation and Frame Synchronization

Hardware Implementation of Viterbi Decoder for Wireless Applications

Sequences and Cryptography

Pseudorandom bit Generators for Secure Broadcasting Systems

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Cryptography CS 555. Topic 5: Pseudorandomness and Stream Ciphers. CS555 Spring 2012/Topic 5 1

Permutation based speech scrambling for next generation mobile communication

Technical report on validation of error models for n.

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

THIRD generation telephones require a lot of processing

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

WATERMARKING USING DECIMAL SEQUENCES. Navneet Mandhani and Subhash Kak

Stream Cipher. Block cipher as stream cipher LFSR stream cipher RC4 General remarks. Stream cipher

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems

LFSR Counter Implementation in CMOS VLSI

SRAM Based Random Number Generator For Non-Repeating Pattern Generation

Key-based scrambling for secure image communication

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

Adaptive decoding of convolutional codes

DESIGN and IMPLETATION of KEYSTREAM GENERATOR with IMPROVED SECURITY

Adaptive Sub-band Nulling for OFDM-Based Wireless Communication Systems

Analysis of Different Pseudo Noise Sequences

V.Sorge/E.Ritter, Handout 5

Keywords- Cryptography, Frame, Least Significant Bit, Pseudo Random Equations, Text, Video Image, Video Steganography.

Title: Lucent Technologies TDMA Half Rate Speech Codec

ISSN (Print) Original Research Article. Coimbatore, Tamil Nadu, India

IEEE Broadband Wireless Access Working Group < On Concatenation of Block Turbo Codes for OFDMA

Fig 1. Flow Chart for the Encoder

Lecture 14. Digital Cellular Communications. Figure 101: Celluar Communication System

LOCAL DECODING OF WALSH CODES TO REDUCE CDMA DESPREADING COMPUTATION. Matt Doherty Introductory Digital Systems Laboratory.

TRANSMISSION OF COMPRESSED VIDEO SIGNALS THROUGH A SPREAD SPECTRUM CHANNEL

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

Randomness analysis of A5/1 Stream Cipher for secure mobile communication

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Implementation of CRC and Viterbi algorithm on FPGA

MULTI-STATE VIDEO CODING WITH SIDE INFORMATION. Sila Ekmekci Flierl, Thomas Sikora

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

Spectrum Sensing by Cognitive Radios at Very Low SNR

EFFECT OF CODE RATE VARIATION ON PERFORMANCE OFOPTICAL CONVOLUTIONALLY CODED IDMA USING RANDOM AND TREE INTERLEAVERS

Unequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels

DESIGN OF HIGH SPEED RECONFIGURABLE COPROCESSOR FOR INTERLEAVER AND DE- INTERLEAVER OPERATIONS

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

The Discussion of this exercise covers the following points:

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

Fully Pipelined High Speed SB and MC of AES Based on FPGA

Digital Correction for Multibit D/A Converters

RESEARCH OF FRAME SYNCHRONIZATION TECHNOLOGY BASED ON PERFECT PUNCTURED BINARY SEQUENCE PAIRS

Performance Study of Turbo Code with Interleaver Design

Adaptive Key Frame Selection for Efficient Video Coding

BER MEASUREMENT IN THE NOISY CHANNEL

DESIGN AND IMPLEMENTATION OF SYNCHRONIZATION ALGORITHMS FOR DTMB

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

B Joon Tae Kim Jong Gyu Oh Yong Ju Won Jin Sub Seop Lee

Further Investigation of Bit Multiplexing in 400GbE PMA

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Transmission scheme for GEPOF

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Review paper on study of various Interleavers and their significance

Level Accuracy and Electronic Level Settings of SMIQ

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

IEEE Broadband Wireless Access Working Group <

Performance Evaluation of Stream Ciphers on Large Databases

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Stream Ciphers. Debdeep Mukhopadhyay

VLSI Chip Design Project TSEK06

Fault Analysis of Stream Ciphers

A Novel Video Compression Method Based on Underdetermined Blind Source Separation

FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET

Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller

Breaking the Enigma. Dmitri Gabbasov. June 2, 2015

Analysis of MPEG-2 Video Streams

AN IMPROVED ERROR CONCEALMENT STRATEGY DRIVEN BY SCENE MOTION PROPERTIES FOR H.264/AVC DECODERS

Physical Layer Signaling for the Next Generation Mobile TV Standard DVB-NGH

Retiming Sequential Circuits for Low Power

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

True Random Number Generation with Logic Gates Only

Transcription:

Physical Layer Built-in Security Enhancement of DS-CDMA Systems Using Secure Block Qi Ling, Tongtong Li and Jian Ren Department of Electrical & Computer Engineering Michigan State University, East Lansing, Michigan 48824, USA. Email: {lingqi, tongli, renjian}@egr.msu.edu Abstract As shown in [4] and [5], the physical layer built-in information privacy of the conventional CDMA system, provided by pseudo-random scrambling, is far from adequate and can be improved by applying cryptographic techniques in the scrambling process. Motivated by the fact that after scrambling, chips spread from one symbol still cluster together and could be fragile to strong burst errors and fading effects, in this paper, a chip-level secure interleaving procedure is proposed to improve the system performance while enhancing the security measure. More specifically, the AES algorithm is combined with block interleaving. It should be noted that interleaving is in fact a special case of scrambling. Security analysis is provided to demonstrate the effectiveness of the proposed secure interleaving scheme under exhaustive search attack. Simulation examples are presented to illustrate the robustness of chip-level interleaving over channels with severe fading or strong burst errors. Index Terms DS-CDMA, IS-95, wireless security, AES, scrambling, interleaving I. INTRODUCTION With the rapid development of wireless techniques, people are relying more and more on wireless communication networks for critical information transmission, and wireless security has become an urgent issue and a bottleneck for new wireless communication services such as wireless mobile Internet and e-commerce [1]. The security techniques that are based on the possession of wireless receivers are out-of-date and have to be improved by applying modern cryptographic technologies, such as pseudo-random sequences design, data encryption and access control. Due to its high spectral efficiency and simple system planning [2], [3], code division multiple access (CDMA) has become one of the most attractive modulation techniques for the next generation wireless network. In the operational direct sequence CDMA (DS-CDMA) systems, each user s signal is first spread using a spreading code (also known as channelization code) spanning over just one symbol or multiple symbols. The spread signal is then further scrambled using a pseudo-random sequence, to randomize the interference and meanwhile make it difficult to intercept and detect the transmitted signal. CDMA signals can easily be hidden within the noise floor, and it is impossible to recover the desired user s signal without knowing both the user s spreading code and scrambling sequence. This is known as the built-in security feature of CDMA systems. In [4] and [5], the physical layer security weakness of the operational IS-95 CDMA airlink interface [6] was analyzed. It was pointed out that as long as up to 42 successive long code sequence bits were intercepted, the whole long code sequence could be regenerated according to the Berlekamp-Massey algorithm [7]. Once the long code sequence was recovered, the desired user s signal could be recovered through various signal separation and extraction algorithms, such as [8], [9], [10]. An approach, called secure scrambling, was proposed to enhance the physical layer built-in security of CDMA systems [4]. Performance analysis demonstrated that while providing significantly improved information privacy, CDMA system with secure scrambling had comparable computational complexity and system performance with that of the IS-95 system. Note that after spreading and scrambling, chips spread from one symbol still cluster together, and could be fragile to severe fading effects or burst errors, in which the whole symbol may be lost. is a widely used technique to randomize burst errors, and it is actually a special case of scrambling. In this paper we investigate the relationship between interleaving and scrambling, and consider using chip-level interleaving to replace scrambling. The purpose is to improve the system performance in environment with deep fading or strong burst errors while achieving the same security level as secure scrambling. The rest of the paper is organized as follows. In Section II, the properties of interleaving are investigated and a CDMA system model with chip-level interleaving 0-7803-8622-1/04/$20.00 2004 IEEE 1105

is described. In Section III, the security enhancement approach based on the AES algorithm [11] is proposed and security analysis of the proposed scheme is presented. Simulation results are shown in Section IV and we conclude in Section V. II. SYSTEM DESCRIPTION A. Relationship between Scrambling and is commonly used to obtain time diversity without adding any overhead. An interleaver π is a permutation i π(i) that changes the time order of a data sequence of input symbols. From a mathematical point of view, the process of chip-level interleaving in a CDMA system using BPSK modulation can be represented by: S π k = S k C k, k =1,,K (1) where S k is the chip sequence of user k before interleaving, S π k denotes the interleaved chip sequence of user k and represents element-wise production. C k is a binary (± 1) vector which can be taken as a special scrambling sequence. That is, interleaving is a special case of scrambling. However,scrambling is not necessarily a case of interleaving. Because scrambled chip sequence may not be repermuted to the original chip sequence by simply arranging the time order of the scrambled sequence in all possible ways. If the interleaver is deep enough, the resulting C k will be a random sequence, which can scramble the spread data sequence so that the interference caused by multiple access can be effectively suppressed. That is, the major functionality of scrambling sequence can be maintained by a random interleaver. The function of interleaver is to randomize the successive information so that when there is a deep fade or burst noise, these successive data is not corrupted at the same time. Since the permuted chip sequence results in the corrupted chips being uniformly distributed over several original bits, each bit only suffers a small portion of loss and can still be correctly recovered. Therefore, chip-level interleaver can effectively combat deep channel fading with relatively long duration, such as more than half the symbol period, for which the scrambling process will most likely result in an error. B. System Model As is well known, the spreading codes of the operational IS-95 system are chosen to be Walsh codes, which are easy to generate, so the physical layer built-in security of CDMA systems mainly relies on the long pseudo-random scrambling sequence, but the built-in information privacy provided by scrambling sequence is far from adequate [4], [5]. Since interleaving can randomize the spread data sequence so as to suppress the interference like scrambling, we propose to use chip-level interleaving as a substitution of scrambling. Consider a DS-CDMA system with K users, as shown in Fig. 1. Assuming the processing gain is N, that is, there are N chips per symbol. Let u k (i) (k = 1,,K) denote user k s ith symbol. Without loss of generality, let c k =[c k (0) c k (1) c k (N 1)] (2) denote user k s spreading code. The spread chip rate signal can be expressed as r k (n) = u k (i)c k (n in). (3) i= The successive interleaving process is achieved by s k (n) =π k (r k (n)), (4) where π k represents a one-to-one mapping from r k (n) to s k (n). Let {g k (l)} L 1 l=0 denote the kth user s (chip-rate) channel impulse response from the transmitter to the receiver, the received chip-rate signal can be expressed as K L 1 y(n) = g k (l)s k (n l)+w(n). (5) k=1 l=0 where w(n) are samples of zero-mean complex Gaussian random process independent of the information sequences. u ( i) 1 Spreading r ( n) 1 Chip-Level s ( n) 1 with C 1 u K (i) Spreading r K (n) Chip-Level s K (n) with C K u ( i) ˆ ( i) u K Fig. 1. Despreading with C 1 Despreading with C K r ( n) ˆ ( n) r K 1 K Chip-Level 1 Deinterleaving Chip-Level 1 Deinterleaving 1 K s ( n) ˆ ( n) s K Multipath Channel g 1 Multipath Channel g K Channel Estimation MMSE Equalizer Channel Estimation MMSE Equalizer A DS-CDMA system with chip-level interleaving Noise At the receiver end, desired user s signals are extracted through a two-stage procedure. First, separated training (meaning the training sequence is chosen to be a Gold sequence and is not scrambled) based channel estimation [4] is performed through correlation method 1106

and MMSE equalizer is applied to compensate the disturbance induced by multipath propagation. Then, chiplevel deinterleaving and despreading are sequentially carried out to recover the symbol-level signals. Without knowledge of spreading code or interleaver/deinterleaver, it s impossible to recover the desired user s signal. The physical layer built-in security of proposed scheme now relies on the security of the interleaver/deinterleaver. We propose to generate the secure interleaver using the Advanced Encryption Standard (AES) algorithm in order to prevent exhaustive key search attack. The proposed secure interleaver aims to provide strong security and significantly improve the system performance in severe channel fading or burst errors. III. SECURITY ENHANCEMENT THROUGH SECURE BLOCK INTERLEAVING A. The proposed secure block interleaving is easy to implement and can be summarized as the following three steps: i) Perform conventional block interleaving of the chip-level sequence at size M N, where M, N are exponentials of 2, and MN L, where L is the length of the chip sequence. If L N is not an integer, fill up the rest of the block interleaver with 0 s. ii) Calculate the row index vector, denoted by πm, r using AES algorithm for each individual row m, (m = 1, 2,,M). Similarly, calculate the column index vector, denoted by πn, c using AES algorithm for each individual column n, (n = 1, 2,,N). iii) Perform row permutation πm r for each row m followed by column permutation πn c for each column n, then read out the contents of interleaver in column-wise. For clarity, we take a 128 128 block interleaver as example, to illustrate the generation of a row index vector πm. r Each column index vector πn c can be generated in the same manner. 1) Specify an arbitrary 128-bit plaintext and a 128-bit key. Encrypt the plaintext with the key using the AES algorithm, and the ciphertext is also 128 bits, denoted by {pc 0, pc 1,, pc 127 }. 2) Because the row index is from 1 to 128, each position can be represented by log 2 (128) = 7 bits. Form a 1x134 vector by cyclic padding, [pc 0 pc 1 pc 127 pc 0 pc 1 pc 5 ]. Then divide it into 128 7-bit groups: [pc 0 pc 1 pc 6 ], [pc 1 pc 2 pc 7 ], [pc 127 pc 0 pc 5 ] (6) 3) For i = 1, 2,, 128, P (i) denotes the decimal number corresponding to the ith 7-bit vector, [pc (i 1) pc (imod128) pc (i+5 mod 128) ],i.e. P (i) = pc i 1 2 6 + pc (imod128) 2 5 + pc (i+1 mod 128) 2 4 + pc (i+2 mod 128) 2 3 + pc (i+3 mod 128) 2 2 + pc (i+4 mod 128) 2 1 + pc (i+5 mod 128) 2 0 +1 (7) Define P =[P (1) P (2) P (128)]. P does not necessarily contain all the numbers from 1 to 128 as there may be repeated numbers. The following operations are taken to replace all the repeated numbers with missing numbers: a) Stack all the missing numbers in P from [1, 2, 3,, 128] into a vector A, A =[A(1) A(2) A(M)]. b) Find the index of each repeated number in P and stack them to formulate a vector B, B = [B(1) B(2) B(M)]. Clearly the length of A is equal to that of B. c) Let P(B(i)) = A(i), i.e., substitute A(i) for the B(i) s entry in P. The resulting vector contains all the numbers from 1 to 128, and each number occurs only once. This vector is exactly a row permutation, called row interleaver. Similarly, we can obtain the rest 127 row interleavers and all the column interleavers. At the receiver end, secure block deinterleaving is performed by anti-permuting. So both the transmitter and receiver should know the shared key and original plaintexts to generate the correct row index vectors and column index vectors. B. Security Analysis of the Proposed Approach In this subsection, we evaluate the security of the proposed secure block interleaving, which is essentially ensured by the AES algorithm. Here we compare the number of possible keys of AES and that of IS-95 scrambling sequence. Security measurement through the number of all possible keys is based on the assumption that the attacker has no easy access to the secret encryption key, therefore, the attacker has to perform an exhaustive key search in order to break the system. As is well known, the security of AES is based on the infeasible complexity in recovering the encryption key. Currently, no weakness has been detected for AES, thus, exhaustive key search is still being recognized as the most effective method in recovering the encryption key. In Table I we list the number of possible keys of IS-95 and system with secure block interleaving. IS-95 only has 42-bit shared secret, that is, the initial states of 1107

linear feedback shift register (LFSR). The approximate number of keys is about 4.40 10 12. On the other hand, even if we choose 128-bit AES algorithm in secure block interleaving, the number of AES keys are on the order of 10 26 times more than that of IS-95. Assuming that one could try 2 55 keys per second (a very ambitious assumption and far from what we can do today), then it would take approximately 149 thousand-billion years to crack a 128-bit AES key, while it only takes 1 second to break the IS-95 long code generator. Monte carlo run. And the result is averaged over 100 runs. Without loss of generality, User 1 is chosen to be the desired user. SNR is defined as the chip SNR with respect to User 1. TABLE I SECURITY COMPARISON BETWEEN IS-95 AND PROPOSED SCHEME IS-95 42-bit LFSR 4.4 10 12 possible keys Secure 128-bit AES 3.4 10 38 possible keys Block 192-bit AES 6.2 10 57 possible keys 256-bit AES 1.1 10 77 possible keys As shown in [4], for the IS-95 system, the entire scrambling sequence can be regenerated as long as 42 successive bits of the scrambling sequence are intercepted. For secure block interleaving, even if one row or column interleaver is intercepted, the attacker still needs to recover the secret key K in order to regenerate the entire secure block interleaver. Infeasible complexity in recovering the key ensures that the proposed scheme can significantly improve the physical layer built-in security of CDMA systems. IV. SIMULATIONS In this section, simulation examples are provided to demonstrate that while providing strong physical layer built-in security, secure block interleaving can improve system performance in environment with deep fading or strong burst errors and has comparable computational complexity with that of the conventional scrambling and secure scrambling. A. System Performance We consider a CDMA system with eight users. The spreading codes are Walsh codes and the processing gain is N = 16. The training sequence is chosen to be a Gold sequence of length 63, and no scrambling or interleaving process is applied to the training part. The block size of the information symbols for each user is 1024. Assume QPSK signals are transmitted over four-ray multipath channels for each user, with the first path being the dominant path. The multipath delays are uniformly distributed over the interval [0,N 1]. That is, the maximum multipath delay L is allowed to be up to one symbol period, a reasonable assumption for wideband CDMA systems. Multipath channels and information sequences are generated randomly in each 0 5 10 15 20 25 Fig. 2. BER versus SNR, processing gain = 16, number of users = 8 Fig. 3. 10 5 0 2 4 6 8 10 12 14 16 BER versus system load, processing gain = 16, SNR = 20dB Fig.2 and Fig.3 show the comparison of system performance over channels with severe fading for four scenarios: conventional scrambling, secure scrambling, pseudo-random interleaving and secure block interleaving. Assume that channel impulse response remains invariant over 1/4 block size and 1/4 block size of the chip sequence undergoes a deep fade through the channel. Pilot symbols are inserted for every 1/4 block to obtain accurate channel information. As it can be seen, the proposed system using secure block interleaving has a significant improvement of performance over channels with severe fades. 1108

Fig.4 and Fig.5 correspond to the comparison of four scenarios when the channel has strong burst noise. 32 noise bursts, each of which lasts one symbol period and has the same power level as that of the desired user s signal, are randomly generated and added to the randomly selected symbols. The simulation results confirm the advantages of interleaver. TABLE II COMPLEXITY COMPARISON OF THREE GENERATION METHODS Generation method Time (seconds) Conventional scrambling in IS-95 (128 bits) 0.0226 Secure scrambling (128 bits) 0.0536 Secure interleaving (a 1x128 index vector) 0.0597 is about twice as many as that of secure scrambling. Thus, the computational complexity of secure interleaving is comparable with that of the other two methods. 0 5 10 15 20 25 Fig. 4. BER versus SNR, processing gain = 16, number of users = 8 V. CONCLUSIONS In this paper, to improve the CDMA built-in security measure and system performance over channels with severe fading or burst errors, a chip-level secure interleaving process is proposed as a substitution of the conventional scrambling process as in IS-95. It continues our previous work in [4], in which a secure scrambling process was presented. Compared with [4], while providing strong physical layer built-in security ensured by AES, as chips spread from each symbol are further randomized, the secure interleaving process delivers much better system performance in channels with severe fading or burst errors. 10 5 10 6 0 2 4 6 8 10 12 14 16 Fig. 5. BER versus system load, processing gain = 16, SNR = 20dB B. Computational Complexity In this subsection, we compare the computational complexity of the proposed secure block interleaving, conventional scrambling and secure scrambling. Using a Dell computer with 1024M RAM and 2.8GHz CPU speed, the result is provided in Table 1. In comparison with secure scrambling of the same size [4], the time of AES encryption required in secure block interleaving REFERENCES [1] R.K. Nichols and P. C. Lekkas. Wireless Security: Models, Threats, and Solutions. McGraw-Hill Telecom, 2002. [2] Theodore S. Rappaport. Wireless Communications Principles and Practices. Prentice Hall, second edition, 2002. [3] J.G. Proakis. Digital Communications. McGraw-Hill, 4th edition, 2000. [4] Tongtong Li, Jian Ren, Qi Ling, Weiguo Liang. Physical Layer Built-in Security Analysis and Enhancement of CDMA Systems. Proceeding of CISS 2004, University of Princeton, Princeton, NJ, March 2004. [5] Muxiang Zhang, Christopher Carroll, and Agnes Hui Chan. Analysis of IS-95 CDMA voice privacy. In Selected Areas in Cryptography, pages 1 13, 2000. [6] V.k. Gray. IS-95 CDMA and cdma2000. Prentice Hall, 2000. [7] James L. Massey. Shift-Register Synthesis and BCH Decoding. IEEE Trans. on Information Theory, 15:122 127, January 1969. [8] S. Bhashyam and B. Aazhang. Multiuser Channel Estimation and Tracking for Long-Code CDMA Systems. IEEE Trans. on Communications, 50(7):1081 1090, July 2002. [9] C.J. Escudero, U. Mitra, and D.T.M. Slock. A Toeplitz Displacement Method for Blind Multipath Estimation for Long Code DS/CDMA Signals. IEEE Trans. on Signal Processing, 49(3):654 665, March 2001. [10] Lang Tong, van der Veen A., P. Dewilde, and Youngchul Sung. Blind Decorrelating RAKE Receivers for Long-Code WCDMA. IEEE Trans. on Signal Processing, 51(6):1642 1655, June 2003. [11] Joan Daemen and Vincent Rijmen. AES Proposal: Rijndael, March 1999. 1109