AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

Similar documents
Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

The Challenges of Measuring PAM4 Signals

Performance comparison study for Rx vs Tx based equalization for C2M links

New Serial Link Simulation Process, 6 Gbps SAS Case Study

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

BER margin of COM 3dB

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

Emphasis, Equalization & Embedding

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

MR Interface Analysis including Chord Signaling Options

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

Duobinary Transmission over ATCA Backplanes

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

A Way to Evaluate post-fec BER based on IBIS-AMI Model

Analog Performance-based Self-Test Approaches for Mixed-Signal Circuits

IBIS-AMI Post-Simulation Analysis

SV1C Personalized SerDes Tester

C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features

SECQ Test Method and Calibration Improvements

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Development of an oscilloscope based TDP metric

IBIS-AMI and Jitter. Mike LaBonte SiSoft. SPI 2018 IBIS Summit May 25, 2018 Brest, France

AMI Simulation with Error Correction to Enhance BER

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

100GEL C2M Channel Reach Update

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

A. Chatterjee, Georgia Tech

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Further information on PAM4 error performance and power budget considerations

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Prepare for Next Generation USB Technology Testing

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

SV1C Personalized SerDes Tester. Data Sheet

Eye Doctor II Advanced Signal Integrity Tools

InfiniBand Trade Association

InfiniBand Trade Association

CU4HDD Backplane Channel Analysis

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Validation of VSR Module to Host link

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

PCI Express. Francis Liu Project Manager Agilent Technologies. Nov 2012

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

The EMC, Signal And Power Integrity Institute Presents

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Development of an oscilloscope based TDP metric

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

CAUI-4 Chip to Chip Simulations

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

DataCom: Practical PAM4 Test Methods for Electrical CDAUI8/VSR-PAM4, Optical 400G-BASE LR8/FR8/DR4

Designing High Performance Interposers with 3-port and 6-port S-parameters

8. Stratix GX Built-In Self Test (BIST)

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

PAM8 Baseline Proposal

Using AMI Retimer Models in ADS ChannelSim

Next Generation 인터페이스테크놀로지트렌드

System-Level Timing Closure Using IBIS Models

Verification of HBM through Direct Probing on MicroBumps

Powerful Software Tools and Methods to Accelerate Test Program Development A Test Systems Strategies, Inc. (TSSI) White Paper.

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Refining TDECQ. Piers Dawe Mellanox

FEC Applications for 25Gb/s Serial Link Systems

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

Transmission Distance and Jitter Guide

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

TP2 and TP3 Parameter Measurement Test Readiness

Advanced System LSIs for Home 3D Systems

How advances in digitizer technologies improve measurement accuracy

Transcription:

May 26th, 2011 DAC IBIS Summit June 2011 AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link Ryan Coutts Antonis Orphanou Manuel Luschas Amolak Badesha Nilesh Kamdar

Agenda Correlation Flow Overview Tx AMI Modeling & Correlation Rx AMI Modeling Rx Measurement Correlation Results

Batch Meas Correlation Flow Overview Measurements AMI Model generation AMI Link Simulation Tx Measurement Tx Driver IBIS-AMI Tx Model Pre/Post EQ Channel Model Channel Measurement Timing offset Voltage offset CDR Data Path Parameterized IBIS-AMI Rx Model Parameterized Timing Mask Batch Sim Collected Data Equalizers Collected Data Model Fitting Regressed IBIS-AMI Rx Model Correlated IBIS-AMI Tx Model

AMI Tx Architecture Mathematically De-embedded Impulse response is passed on to FIR filter model: FIR filter: Impulse or Step Responses 3-Tap FFE This enables us to extract AMI model (.ami and.dll files ) for Link simulation with IBIS 5.0 compliant Channel Simulators

Initial TX correlation results non-linearity Good Correlation in linear region OK correlation in non-linear region http://www.eda.org/ibis/summits/jun10/pino.pdf Results presented last year (DAC-2010)

Addressing Tx Non Linearity using Table Compression New model architecture allows accurate modeling of non-linear TX effects Taps/delay Non Linear Gain Compression -az -1 Vin Tx bz -0 + Vout -cz +1

Non-Linearity Over Emphasis Settings non-linearity ------- Measured ------- Simulated New model shows excellent correlation!!

Anatomy of Our IBIS-AMI Receiver Voltage Domain Conversion Linear Channel Equalizer Gain and Buffer Signals Clock_Times Noise (when valid) CDR Voltage Noise

KLP Trimmer in the RX EQ X(t) LPF 1-K/2 K/2 - + = Y(t) H(f) KLP = 0 KLP = 15 KLP = 31 f What is KLP? KLP is the name of our register that changes the linear equalization setting. K = KLP/31

RX Linear Channel Equalization In Action KLP = 0 Eye Opening= 0% Note: Jitter decreases as the channel is equalized. Increasing KLP KLP = 12 Eye Opening = 18% KLP = 24 Eye Opening = 54% KLP = 18 Eye Opening = 34%

Generic CDR Model Architecture Our CDR architecture can be modeled by the generic CDR architecture. Design specific loop bandwidth is included to model the deterministic jitter introduced by the CDR.

Inclusion of a Model Contained Receiver Eye Mask IBIS-AMI Receiver CDR Clock_Times + Random Var Data Path Output + Random Var Noiseless Noise added The model now contains the eye mask requirement for correct operation. Instead of producing eye height the model reports eye margin. Eye mask must assume voltage and time is separable.

Error Modeling - Accuracy vs Time Repeated Patterns (X) Purpose When a random element is included in the model, we must evaluate the accuracy of the simulation as a function of repeated data patterns. Description A PRBS15 signal running through the channel was simulated through the entire 2^15-1 bits for X samples of iterations. Result Simulation with 32767 bits (1x) gives you ~30% accuracy. As the number of bits in the simulation approaches infinity, the accuracy will converge on 0% error. A simulation running 500x 2^15-1 bits (32M bits) was considered converged for design purposes.

Eye Margin Measurement Setup Chip PRBS Generator Tx Bit Error Counter Rx Timing Offset Voltage Offset Test Channel Initialize System Set CDR Offset Set Voltage Offset Set Equalizer Reset Bit Error Counter Wait Wait time depends on BER accuracy requirement Poll Poll Bit Error Counter Python Script

Receiver Measurement Test Setup Power Supply Loopback to DUT channel

Measured Eye Height Margin and Width Margin Timing Offset Eye Width Margin = The number of error free trimmer settings left and right from the eye center. Voltage Offset Eye Height Margin = The number of error free trimmer settings up and down starting at eye center.

Accounting for Process Variation Measurement Variation Tap size as a function of process Bandwidth of gain stages will change as a function of process. Package impedance will also change as a function of the package manufacturing process. How to Account for this? Take measurements of many different packages and collect statistical distributions. Align your model on the mean of the samples. Provide a standard deviation to your customers so they can design their system to a yield spec.

RX Linear EQ Correlation Results Setup Transmitter Freq = 6.25GHz (RXAUI) EQ Settings (Pre, Main, Post) = [0, 25, 4] Data Pattern = PRBS 15 Channel DUT =15 Inch FR4 Height Margin Error Causes Non-Linear Gain Stages Rectangular Eye Mask Assumption

Next Steps Improve RX Linear EQ model (include non-linearity) Complete RX Correlation including Linear EQ + DFE

Questions