Display Technology. Images stolen from various locations on the web... Cathode Ray Tube

Similar documents
Display Technology. Images stolen from various locations on the web... Cathode Ray Tube

Display Technology. Cathode Ray Tube. Images stolen from various locations on the web...

Display Technology.! Images stolen from various locations on the web... Cathode Ray Tube

Design and Implementation of an AHB VGA Peripheral

VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

Lab # 9 VGA Controller

L14 - Video. L14: Spring 2005 Introductory Digital Systems Laboratory

Computer Graphics Hardware

Lecture 14: Computer Peripherals

An Efficient SOC approach to Design CRT controller on CPLD s

Design of VGA Controller using VHDL for LCD Display using FPGA

3. Displays and framebuffers

Video. Updated fir31.filtered on website Fall 2008 Lecture 12

Displays. History. Cathode ray tubes (CRTs) Modern graphics systems. CSE 457, Autumn 2003 Graphics. » Whirlwind Computer - MIT, 1950

Lancelot. VGA video controller for the Altera Nios II processor. V4.0. December 16th, 2005

Chapter 3. Display Devices and Interfacing

Section 4. Display Connector

Reading. Display Devices. Light Gathering. The human retina

IBM Enhanced Color Display. Personal Computer. Hardware Reference Library _.-

Product G e n e r a l S p e c i f i c a t i o n

Reading. 1. Displays and framebuffers. History. Modern graphics systems. Required

Display Systems. Viewing Images Rochester Institute of Technology

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

Computer Graphics: Overview of Graphics Systems

Display Technologies CMSC 435. Slides based on Dr. Luebke s slides

Reading. Displays and framebuffers. Modern graphics systems. History. Required. Angel, section 1.2, chapter 2 through 2.5. Related

Revision: August 11, E Main Suite D Pullman, WA (509) Voice and Fax. 8 LEDs. Doc: page 1 of 9

An Alternative Architecture for High Performance Display R. W. Corrigan, B. R. Lang, D.A. LeHoty, P.A. Alioshin Silicon Light Machines, Sunnyvale, CA

Lecture Flat Panel Display Devices

Video Graphics Array (VGA)

Dan Schuster Arusha Technical College March 4, 2010

Downloads from:

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

Presented by: Amany Mohamed Yara Naguib May Mohamed Sara Mahmoud Maha Ali. Supervised by: Dr.Mohamed Abd El Ghany

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

DISPLAY TECHNOLOGIES. Group 6: Steve Lenhart, Ryan King, Ramsey Akl, and Andrew Scheib

... User Guide - Revision /23/04. H Happ Controls. Copyright 2003, UltraCade Technologies UVC User Guide 1/23/2004

Types of CRT Display Devices. DVST-Direct View Storage Tube

CS 4451A: Computer Graphics. Why Computer Graphics?

Design of VGA and Implementing On FPGA

IMS B007 A transputer based graphics board

HD66840/HD LVIC/LVIC-II (LCD Video Interface Controller) Description. Features

AD9884A Evaluation Kit Documentation

1. Introduction. 1.1 Graphics Areas. Modeling: building specification of shape and appearance properties that can be stored in computer

Lab 3: VGA Bouncing Ball I

Introduction to Computer Graphics

Start with some basics: display devices

User Manual for D9400 D9410 Series Digital-Control Color Monitor

These are used for producing a narrow and sharply focus beam of electrons.

ECE 448 Lecture 10. VGA Display Part 1 VGA Synchronization

decodes it along with the normal intensity signal, to determine how to modulate the three colour beams.

Part 1: Introduction to Computer Graphics

Computer Graphics Prof. Sukhendu Das Dept. of Computer Science and Engineering Indian Institute of Technology, Madras Lecture - 5 CRT Display Devices

2.2. VIDEO DISPLAY DEVICES

Part 1: Introduction to computer graphics 1. Describe Each of the following: a. Computer Graphics. b. Computer Graphics API. c. CG s can be used in

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

PTIK UNNES. Lecture 02. Conceptual Model for Computer Graphics and Graphics Hardware Issues

PROFESSIONAL D-ILA PROJECTOR DLA-G11

PROFESSIONAL D-ILA PROJECTOR DLA-G11

crystal radio receiver 1921

CGA to EGA to VGA Converter (Multi) ID#425

Spartan-II Development System

Display Devices & its Interfacing

Digital Blocks Semiconductor IP

Spatial Light Modulators XY Series

EDID HANDLING WITH ANALOG SIGNAL DISTRIBUTION

Pivoting Object Tracking System

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99

CHANGED BY A First Release. ZHANG YAN FANG

DATA SHEET. PCA8516 Stand-alone OSD. Philips Semiconductors INTEGRATED CIRCUITS Mar 30

VT VGA TFT NEMA 4/12 Flat Panel Monitor. User s Guide

7inch Resistive Touch LCD User Manual

Flat Panel Displays: 1. Introduction

Module 7. Video and Purchasing Components

VIDEO Muhammad AminulAkbar

Testing Results for a Video Poker System on a Chip

TFT-LCD Module Model Name : LC201V1-A1SO

VGA Configuration Algorithm using VHDL

S op o e p C on o t n rol o s L arni n n i g n g O bj b e j ctiv i e v s

LCD MODULE SPECIFICATION

Screens; media that use additive primaries

VIDEO 101 LCD MONITOR OVERVIEW

AND-TFT-64PA-DHB 960 x 234 Pixels LCD Color Monitor

Monitor and Display Adapters UNIT 4

SPATIAL LIGHT MODULATORS

A+ Certification Guide. Chapter 7 Video

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

ANDpSi025TD-LED 320 x 240 Pixels TFT LCD Color Monitor

CP-1261D PC/HD to DVI Format Converter

DATA SHEET. 14 cm (5.5 Type), Pixels, Full color NTSC/PAL mode, Incorporated backlight with inverter

Configuring the Élan SC300 Device s Internal CGA Controller for a Specific LCD Panel

USER MANUAL. FC-32 DVI to PC/Component Converter MODEL: P/N: Rev 5

CMPE 466 COMPUTER GRAPHICS

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

CS2401-COMPUTER GRAPHICS QUESTION BANK

TFT COLOR LCD MODULE NL6448AC30-12

V DD1 V CC - V GL Operating Temperature T OP

GENERAL RULES FOR EE314 PROJECTS

A CONTROL MECHANISM TO THE ANYWHERE PIXEL ROUTER

Transcription:

Display Technology Images stolen from various locations on the web... Cathode Ray Tube 1

Cathode Ray Tube Raster Scanning 2

Electron Gun Beam Steering Coils 3

Color Shadow Mask and Aperture Grille 4

Liquid Crystal Displays Liquid Crystal Displays 5

DLP Projector LCoS Liquid Crystal on Silicon Put a liquid crystal between a reflective layer on a silicon chip 6

Grating Light Valve (GLS) lots (8000 currently) of micro ribbons that can bend slightly Make them reflective The bends make a diffraction grating that controls how much light where Scan it with a laser for high light output 4000 pixel wide frame ever 60Hz Grating Light Valve (GLS) 7

Digistar 3 Dome Projector VGA Stands for Video Graphics Array A standard defined by IBM back in 1987 640 x 480 pixels Now superseded by much higher resolution standards... Also means a specific analog connector 15-pin D-subminiature VGA connector 8

VGA Connector 1: Red out 6: Red return (ground) 11: Monitor ID 0 in 2: Green out 3: Blue out 7: Green return (ground) 8: Blue return (ground) 12: Monitor ID 1 in or data from display 13: Horizontal Sync 4: Unused 9: Unused 14: Vertical Sync 5: Ground 10: Sync return (ground) 15: Monitor ID 3 in or data clock Raster Scanning 9

VGA Timing Horizonal Dots 640 Vertical Scan Lines 480 60Hz vertical frequency Horiz. Sync Polarity NEG A (μs) 31.77 Scanline time B (μs) 3.77 Sync pulse length C (μs) 1.89 Back porch D (μs) 25.17 Active video time E (μs) 0.94 Front porch VIDEO VIDEO (next line) -C- ----------D----------- -E- _ _ B ---------------A---------------- VGA Timing Horizonal Dots 640 Vertical Scan Lines 480 60Hz vertical frequency Horiz. Sync Polarity NEG A (μs) 31.77 Scanline time B (μs) 3.77 Sync pulse length C (μs) 1.89 Back porch D (μs) 25.17 Active video time E (μs) 0.94 Front porch 25.17/640 = 39.33ns/pixel = 25.4MHz pixel clock VIDEO VIDEO (next line) -C- ----------D----------- -E- _ _ B ---------------A---------------- 10

VGA Timing Horizonal Dots 640 Vertical Scan Lines 480 Vert. Sync Polarity NEG Vertical Frequency 60Hz O (ms) 16.68 Total frame time P (ms) 0.06 Sync pulse length Q (ms) 1.02 Back porch R (ms) 15.25 Active video time S (ms) 0.35 Front porch VIDEO VIDEO (next frame) -Q- ----------R----------- -S- _ _ P ---------------O---------------- Relaxed VGA Timing This all sounds pretty strict and exact... It s not really... The only things a VGA monitor really cares about are: Hsync Vsync Actually, all it cares about is the falling edge of those pulses! The beam will retrace whenever you tell it to It s up to you to make sure that the video signal is 0v when you are not painting (i.e. retracing) 11

Relaxed VGA Timing Horizonal Dots 128 Vertical Scan Lines? 60Hz vertical frequency Horiz. Sync Polarity NEG A (μs) 30.0 Scanline time B (μs) 2.0 Sync pulse length C (μs) 10.7 Back porch D (μs) 12.8 Active video time E (μs) 4.50 Front porch 12.8/128 = 100ns/pixel = 10 MHz pixel clock VIDEO VIDEO (next line) -C- ----------D----------- -E- _ _ B ---------------A---------------- VGA Timing Horizonal Dots 128 Vertical Scan Lines 255 Vert. Sync Polarity NEG Vertical Frequency 60Hz O (ms) 16.68 Total frame time P (ms) 0.09 Sync pulse length (3x30μs) Q (ms) 4.86 Back porch R (ms) 7.65 Active video time S (ms) 4.08 Front porch VIDEO VIDEO (next frame) -Q- ----------R----------- -S- _ _ P ---------------O---------------- 12

VGA Voltage Levels Voltages on R, G, and B determine the color Analog range from 0v (off) to +0.7v (on) But, our pads produce 0-5v outputs! VGA Voltage Levels Voltages on R, G, and B determine the color Analog range from 0v (off) to +0.7v (on) But, our pads produce 0-5v outputs! For B&W output, just tie RGB together and let 0v=black and 5v=white overdrives the input amps, but won t really hurt anything For color you can drive R, G, B separately Of course, this is only 8 colors (including black and white) Requires storing three bits at each pixel location 13

More colors More colors means more bits stored per pixel Also means D/A conversion to 0 to 0.7v range More Colors (Xess) 14

What to Display? You need data to display on the screen... Brute force: put it all in a giant ram that has the same resolution as your screen and just walk through the RAM as you paint the screen More clever: Fill a row buffer with data for a scan line Multi-level: Fill a (smaller) row buffer with pointers to glyphs that are stored in another RAM/ROM Just keep track of where the beam is and where your data is... CharROM 15

CharROM Two Lines of Text 16 characters/line x 8 pixels/char = 128pixels 6 bits to address a character A[4:3] = row of CharRom R[2:0] = column of CharRom A[2:0] = row of character 16

RAM/ROM Generator Designed by Allen Tanner 4 years ago as his class project... makemem Simple SRAM and ROM arrays ROM vs. Verilog 17

ROM vs. Verilog ROM vs. Verilog 18

ROM vs. Verilog ROM vs. Verilog 19

ROM vs. Verilog ROM vs. Verilog 20

makemem Limits Number of rows is limited to 64 by address decoder design Columns are not restricted For ROM you can add a tristate bus at the output which ia another level of decoding width must be an even number SRAM has single, dual, and triple port options makemem 102 vladimir:~> java -cp /uusoc/facility/cad_common/local/cadence/lib/mem/j makemem -h makemem v2.2 Nov 8, 2004 Allen Tanner University of Utah CS6710 Enter the following: java makemem choice options Where: choice selects the creation of either ROM or SRAM. for ROM enter:-r rname : rname.rom is the file name. : for SRAM enter:-s r c : Version 1 SRAM single port. for SRAM enter:-s1 r c : Version 2 SRAM single port. for SRAM enter:-s2 r c : Version 2 SRAM dual port. for SRAM enter:-s3 r c : Version 2 SRAM triple port. : r is the number of rows (decimal). : c is the number of columns (decimal). : :-h -H : help (no processing occurs when help is requested). :-f fname : output file name. Used with.cif,.v &.il files. :-n sname rname : sname for array top cell name. : : rname for ROM (only) dockable ROM array top cell name :-t n : use tristate buffers on the outputs of ROM. :-q : output hello.txt file to find the working file directory. 103 vladimir:~> 21