Outline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design

Similar documents
Outline. Circuits & Layout. CMOS VLSI Design

Homework 1. Homework 1: Measure T CK-Q delay

Lecture 3: Circuits & Layout

Lecture 1: Intro to CMOS Circuits

Lecture 1: Circuits & Layout

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load

CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:

Chapter 5. Synchronous Sequential Logic. Outlines

Sequential Circuit Design: Part 1

ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

Digital Integrated Circuits EECS 312

Logic Circuits. A gate is a circuit element that operates on a binary signal.

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Chapter 1: Introduction

Sequential Circuit Design: Part 1

Computer Organization & Architecture Lecture #5

SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS-

Chapter 3: Sequential Logic Design -- Controllers

Computer Systems Architecture

What do these sentences describe? Write P for plants, A for animals or B for both next to each sentence below. They ve got roots.

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE321 Electronics I

Logic Design IS1200, spring 2015 Review Slides

Sequential logic circuits

Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation

REPEAT EXAMINATIONS 2004 SOLUTIONS

LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2

Summary of Selected EMCR650 Projects for Fall 2005 Mike Aquilino Dr. Lynn Fuller

Sequencer devices. Philips Semiconductors Programmable Logic Devices

CPSC 121: Models of Computation Lab #2: Building Circuits

Applications to Transistors

Synchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic

Digital Phase Adjustment Scheme 0 6/3/98, Chaney. A Digital Phase Adjustment Circuit for ATM and ATM- like Data Formats. by Thomas J.

92.507/1. EYR 203, 207: novaflex universal controller. Sauter Systems

Designing of VLSI Circuits with MOS and CMOS

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Overview of Chapter 4

EECS 270 Group Homework 4 Due Friday. June half credit if turned in by June

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

ELEN Electronique numérique

Clocking Spring /18/05

VLSI Design Digital Systems and VLSI

Soft Error Derating Computation in Sequential Circuits

Lecture 11: Sequential Circuit Design

EE241 - Spring 2005 Advanced Digital Integrated Circuits

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006

Your Summer Holiday Resource Pack: English

Clock - key to synchronous systems. Lecture 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization

Last time, we saw how latches can be used as memory in a circuit

P.Akila 1. P a g e 60

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

Clock - key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs Flip-Flop. Clock for timing synchronization

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

WE SERIES DIRECTIONAL CONTROL VALVES

Microcontrollers and Interfacing week 7 exercises

GRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM

SeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1

Topic 8. Sequential Circuits 1

DRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?

ECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

EE292: Fundamentals of ECE

Logic Symbols with Truth Tables

Exercise 2: D-Type Flip-Flop

walking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu-

11. Sequential Elements

Digital Integrated Circuits A Design Perspective Solution

Course Administration

Digital Principles and Design

IC TECHNOLOGY Lecture 2.

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

CS Part 1 1 Dr. Rajesh Subramanyan, 2005

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

CSE 352 Laboratory Assignment 3

Reverse Polarity Amphenol

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

CMOS Latches and Flip-Flops

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego


Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

EECS150 - Digital Design Lecture 2 - CMOS

Digital Circuit And Logic Design I. Lecture 8

Digital Circuit And Logic Design I

EECS 270 Midterm 1 Exam Closed book portion Winter 2017

EXPERIMENT #6 DIGITAL BASICS

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Digital Circuits. Innovation Fellows Program

Digital System Clocking: High-Performance and Low-Power Aspects

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

ELE2120 Digital Circuits and Systems. Tutorial Note 7

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

VU Mobile Powered by S NO Group

COMP sequential logic 1 Jan. 25, 2016

Transcription:

Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History 958: First interted circuit Flip-flop usin two trnsistors uilt y Jck Kily t Texs Instruments 3 Intel Pentium µprocessor (55 million trnsistors) 5 Mit RM (>.5 illion trnsistors) 53% compound nnul rowth rte over 5 yers No other technoloy hs rown so fst so lon riven y minituriztion of trnsistors mller is cheper, fster, lower in power! Revolutionry effects on society lide 3 nnul les 8 trnsistors mnufctured in 3 million for every humn on the plnet Glol emiconductor illins (illions of U$) 5 5 98 98 986 988 99 99 99 996 998 er lide Invention of the Trnsistor Vcuum tues ruled in first hlf of th century Lre, expensive, power-hunry, unrelile 97: first point contct trnsistor John rdeen nd Wlter rttin t ell Ls Red rystl Fire y Riordn, Hoddeson Trnsistor Types ipolr trnsistors npn or pnp silicon structure mll current into very thin se lyer controls lre currents etween emitter nd collector se currents limit intertion density Metl Oxide emiconductor Field Effect Trnsistors nmo nd pmo MOFET Volte pplied to insulted te controls current etween source nd drin Low power llows very hih intertion lide 5 lide 6

MO Interted ircuits 97 s processes usully hd only nmo trnsistors Inexpensive, ut consume power while idle Moore s Lw 965: Gordon Moore plotted trnsistor on ech chip Fit striht line on semilo scle Trnsistor counts hve douled every 6 months Intel 56-it RM Intel -it µproc 98s-present: MO processes for low idle power Trnsistors,,,,,,,,,,,, 88 88 886 886 Intel386 Intel86 Pentium Pentium III Pentium II Pentium Pro Pentium 97 975 98 985 99 995 er Intertion Levels I: tes MI: tes LI:, tes VLI: > k tes lide 7 lide 8 orollries Mny other fctors row exponentilly Ex: clock frequency, processor performnce, MO Gte esin ctivity: ketch -input MO NN te, 88 lock peed (MHz) 88 886 886 Intel386 Intel86 Pentium Pentium Pro/II/III Pentium 97 975 98 985 99 995 5 er lide 9 lide MO Gte esin omplementry MO ctivity: ketch -input MO NOR te omplementry MO loic tes nmo pull-down network pmo pull-up network.k.. sttic MO Pull-down ON Pull-up OFF Pull-down OFF Z (flot) Pull-up ON X (crowr) inputs pmo pull-up network nmo pull-down network output lide lide

eries nd Prllel onduction omplement nmo: = ON pmo: = ON eries: oth must e ON Prllel: either cn e ON () () (c) OFF OFF OFF ON ON OFF OFF OFF OFF ON ON ON omplementry MO tes lwys produce or Ex: NN te eries nmo: = when oth inputs re Thus = when either input is Requires prllel pmo Rule of onduction omplements Pull-up network is dul of pull-down Prllel -> series, series -> prllel (d) ON ON ON OFF lide 3 lide ompound Gtes ompound tes cn do ny invertin function Ex: = + (N-N-OR-INVERT, OI) = ( + + ) Exmple: O3I () () (c) (d) (f) (e) lide 5 lide 6 = ( + + ) Exmple: O3I inl trenth trenth of sinl How close it pproximtes idel volte source V nd GN rils re stronest nd nmo pss stron ut derded or wek pmo pss stron ut derded or wek Thus nmo re est for pull-down network lide 7 lide 8 3

Pss Trnsistors Trnsistors cn e used s switches Pss Trnsistors Trnsistors cn e used s switches s d s d = s d = s d Input = Output stron = derded s d s d = s d = s d Input Output = derded = stron lide 9 lide Trnsmission Gtes Pss trnsistors produce derded outputs Trnsmission tes pss oth nd well Trnsmission Gtes Pss trnsistors produce derded outputs Trnsmission tes pss oth nd well =, = =, = Input Output =, = stron =, = stron lide lide Tristtes Tristte uffer produces Z when not enled Tristtes Tristte uffer produces Z when not enled Z Z lide 3 lide

Nonrestorin Tristte Trnsmission te cts s tristte uffer Only two trnsistors ut nonrestorin Noise on is pssed on to Tristte Inverter Tristte inverter produces restored output Violtes conduction complement rule ecuse we wnt Z output lide 5 lide 6 Tristte Inverter Multiplexers Tristte inverter produces restored output Violtes conduction complement rule ecuse we wnt Z output : multiplexer chooses etween two inputs X X X X = = 'Z' = = lide 7 lide 8 Multiplexers Gte-Level Mux esin : multiplexer chooses etween two inputs X X X X = + (too mny trnsistors) How mny trnsistors re needed? lide 9 lide 3 5

Gte-Level Mux esin = + (too mny trnsistors) How mny trnsistors re needed? Gte-Level Mux esin = + (too mny trnsistors) How mny trnsistors re needed? lide 3 lide 3 Trnsmission Gte Mux Nonrestorin mux uses two trnsmission tes Trnsmission Gte Mux Nonrestorin mux uses two trnsmission tes Only trnsistors lide 33 lide 3 Invertin Mux Invertin multiplexer Use compound OI Or pir of tristte inverters Essentilly the sme thin Noninvertin multiplexer dds n inverter : Multiplexer : mux chooses one of inputs usin two selects lide 35 lide 36 6

: Multiplexer : mux chooses one of inputs usin two selects Two levels of : muxes Or four tristtes Ltch When =, ltch is trnsprent flows throuh to like uffer When =, the ltch is opque holds its old vlue independent of.k.. trnsprent ltch or level-sensitive ltch 3 3 Ltch lide 37 lide 38 Ltch esin Ltch Opertion Multiplexer chooses or old = = lide 39 lide Flip-flop Flip-flop esin When rises, is copied to t ll other times, holds its vlue.k.. positive ede-triered flip-flop, mster-slve flip-flop uilt from mster nd slve ltches M Ltch M Ltch Flop lide lide 7

Flip-flop Opertion Rce ondition = M M ck-to-ck flops cn mlfunction from clock skew econd flip-flop fires lte ees first flip-flop chne nd cptures its result lled hold-time filure or rce condition = Flop Flop lide 3 lide Nonoverlppin locks Nonoverlppin clocks cn prevent rces s lon s nonoverlp exceeds clock skew ou cn use them if you like for sfe desin Industry mnes skew more crefully insted φ φ M φ φ φ φ φ φ φ φ lide 5 8