International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: Vol.7, No.2, pp ,

Similar documents
Comparative Analysis of Organic Thin Film Transistor Structures for Flexible E-Paper and AMOLED Displays

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

Light-Emitting Diodes

Monolithic Optoelectronic Integration of High- Voltage Power FETs and LEDs

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Reduction of Device Damage During Dry Etching of Advanced MMIC Devices Using Optical Emission Spectroscopy

FinFETs & SRAM Design

Solid State Lighting October 2010

DESIGN AND ANALYSIS OF ADDER CIRCUITS USING LEAR SLEEP TECHNIQUE IN CMOS TECHNOLOGIES

Design of Organic TFT Pixel Electrode Circuit for Active-Matrix OLED Displays

24. Scaling, Economics, SOI Technology

DESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Design and Analysis of CNTFET Based D Flip-Flop

Spectroscopy on Thick HgI 2 Detectors: A Comparison Between Planar and Pixelated Electrodes

Design and analysis of RCA in Subthreshold Logic Circuits Using AFE

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

DESIGN OF LOW POWER TEST PATTERN GENERATOR

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME


Monitor QA Management i model

High Brightness LEDs. Light Sources on Steroids

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains. Outline

FH1. Functional Diagram. Product Description. Product Features. Applications. Typical Performance (6) Specifications (1) Absolute Maximum Rating

Performance Comparison of Bilayer and Multilayer OLED

Design and Analysis of a Linear Feedback Shift Register with Reduced Leakage Power

Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks. A Thesis presented.

ISSN:

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Research Article Low Power 256-bit Modified Carry Select Adder

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

3-D position sensitive CdZnTe gamma-ray spectrometers

Characterization and minimization of flicker in silicon light valves

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP)

LUT Optimization for Memory Based Computation using Modified OMS Technique

CHAPTER 9. Actives Devices: Diodes, Transistors,Tubes

2. Depletion MOSFET (DE-MOSFET).

Design, Fabrication and Testing of Gun-Collector Test Module for 6 MW Peak, 24 kw Average Power, S-Band Klystron

Digital time-modulation pixel memory circuit in LTPS technology

DESIGN OF VISIBLE LIGHT COMMUNICATION SYSTEM

Nuclear Instruments and Methods in Physics Research A

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Power Device Analysis in Design Flow for Smart Power Technologies

TA0311 TECHNICAL ARTICLE High Temperature Electronics 1 Introduction 2 Why the need for high-temperature semiconductors?

Particle-in-cell simulation study of PCE-gun for different hollow cathode aperture sizes

Analog Circuits Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras. Module - 04 Lecture 12

REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE

Efficient Implementation of Multi Stage SQRT Carry Select Adder

Level Converting Retention Flip-Flop for Low Standby Power Using LSSR Technique

Single Edge Triggered Static D Flip-Flops: Performance Comparison

CHICAGOMINIATURE LAMP, INC. WHERE INNOVATION COMES TO LIGHT

International Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015

Carbon Nanotube Field Emitters for Display Applications Using Screen Printing

High Efficiency White OLEDs for Lighting

An FPGA Implementation of Shift Register Using Pulsed Latches

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Comparative Analysis of low area and low power D Flip-Flop for Different Logic Values

HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 52, NO. 5, OCTOBER

Planar fully depleted silicon technology to design competitive SOC at 28nm and beyond

International Journal of Advancements in Research & Technology, Volume 2, Issue5, May ISSN

Study of Pattern Area Reduction. with FinFET and SGT for LSI

Coherent Receiver for L-band

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

Nano Technology drives LED Advancements

Failure Analysis Technology for Advanced Devices

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

Features. Applications R TOP VIEW

Features. Applications R TOP VIEW

Model-Based Mask Data Preparation (MB-MDP) and its impact on resist heating

A Power Efficient Flip Flop by using 90nm Technology

PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS

Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop

Research Article Ultra Low Power, High Performance Negative Edge Triggered ECRL Energy Recovery Sequential Elements with Power Clock Gating

Cathode Spot Movement in Vacuum Arc Using Silicon Cathode

Impact of Intermittent Faults on Nanocomputing Devices

Multipactor-induced induced neutral pressure limits on Alcator C-Mod ICRF Performance

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Simulation of Mixed-Host Emitting Layer based Organic Light Emitting Diodes

DESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY

Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique

THE DIGITAL FLAT-PANEL X-RAY DETECTORS

Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology

0.4mm Pitch Stacking Type Board to Board Connector. AA03 Series

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

DC-6.0 GHz 1.0W Packaged HFET

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

S192PGC-G5-1AG 1.6x0.8mm, Pure Green LED Surface Mount Chip LED Indicator Technical Data Sheet

LED Display Product Data Sheet LTC-5623SW Spec No.: DS Effective Date: 04/11/2013 LITE-ON DCC RELEASE

The Company. A leading OLED player

Citation Review Of Scientific Instruments, 1996, v. 67 n. 1, p

Small Photovoltaic Module with Rectangular

Novel Low Power and Low Transistor Count Flip-Flop Design with. High Performance

Challenges in the design of a RGB LED display for indoor applications

Level Converting Retention Flip-Flop for Low Standby Power Using LSSR Technique

140 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 2, FEBRUARY 2004

Improve Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop

LFSR Counter Implementation in CMOS VLSI

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Transcription:

International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: 0974-4290 Vol.7, No.2, pp 921-927, 2014-2015 ICONN 2015 [4 th -6 th Feb 2015] International Conference on Nanoscience and Nanotechnology-2015 SRM University, Chennai, India Concept of Buffer Doping and Back Barrier in GaN HEMT Manmohan Agrawal*, Shreyash Pratap Singh, Nidhi Chaturvedi CSIR-Central Electronics Engineering Research Institute, Pilani, Rajasthan-333031, India Abstract : This paper presents concept of buffer doping and back barrier to improve the performance ( breakdown voltage, leakage current reduction..etc) of III-V wide band gap (WBG) semiconductor device, gallium nitride (GaN) high electron mobility transistor (HEMT). Due to high breakdown voltage, GaN can be used for high voltage applications. Generally for using this type of device for high voltage applications, it is required that the back side of device or buffer area should be properly insulating so that more electrons confined into the channel Area and suppress leakage current path. There are various methods like: Doping in buffer area, back barrier concept to achieve this type of Requirements. In this Paper we Mainly focus on the C and Fe Doping in buffer area of the device and AlGaN/InGaN back barrier concept. By intentionally doping the GaN buffer with deep acceptor dopants such as C and Fe Sub threshold drain leakage can be suppressed in GaN HEMTs. Transistors with an undoped GaN channel layer on top of a doped GaN buffer layer had a small current collapse. In this paper we are using different energy levels and different concentration of C and Fe and do a comparative analysis with undoped buffer. This letter also does a comparative analysis of the effect of AlGaN and InGaN back barriers on the current and breakdown voltage characteristics of Al 0.25 Ga 0.75 N/GaN high electron mobility transistors grown on sapphire substrates. Compared to the conventional GaN HEMTs, introduction of back barrier significantly improves the breakdown voltage values due to better confinement, while the maximum current decreases due to reduced sheet electron density. Keywords: Buffer Doping, Back Barrier. GaN HEMT. Introduction: Gallium nitride has been a subject for intensive investigation and emerged as an attractive material for a high power and high frequency applications and a centre of research for the next generation power electronics devices. They have emerged as excellent candidates for power switching applications due to their unique combination of low conduction losses and fast switching. In some recent years there has been made a tremendous progress in GaN power HEMTs. There is a very easy way to increase the breakdown voltage is to scale the gate to drain distance (Lgd). It has been a major challenge to increase the breakdown voltage while scaling L gd in the current developments for GaN based HEMTs. 1,2 Due to the presence of AlGaN barrier layer, the electrons are well confined to the upper side, but poorly confined from the bottom side in standard GaN HEMTs. Generally for using this type of device for high voltage applications, it is required that the back side of device or buffer area should be properly insulating so that more electrons confined into the channel Area and

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 922 suppress leakage current path so due to better confinement of electrons definitely there is an enhancement in breakdown voltage of device. There are various methods like: Doping in buffer area, back barrier concept to achieve this type of Requirements. In this paper we mainly present how Sub threshold drain leakage can be suppressed in GaN HEMTs by intentionally doping the GaN buffer with deep acceptor dopants such as C and Fe or by using a back barrier. It was found that current collapse is dependent on dopant concentration and is worse with Fe doping than with C doping. Transistors with an undoped GaN channel layer on top of a doped GaN buffer layer had a small current collapse but much a higher drain current. Concept of introducing a back barrier has been proposed, giving rise to a second hetero-structure in the same device providing better confinement to the electrons, resulting in lower sub-threshold leakage currents and providing better breakdown voltages. In this paper we are using different energy levels and different concentration of C and Fe and do a comparative analysis with undoped buffer. In this paper we also present a comparative analysis of the confining capabilities of two kinds of back barriers namely AlGaN and InGaN with a fixed Al 0.25 Ga 0.75 N serving as the upper barrier layer and a GaN buffer in between the two barrier layers to serve as the 2-DEG channel. Experimental setup for simulation: The structure considered for simulation was formulated in Silvaco ATLAS for two-dimensional physical based device simulations. It comprises of a 100 um gate width, followed by 10 nm each of highly doped Al 0.25 Ga 0.75 N barrier and supply layer. This is followed by 5 nm of undoped Al 0.25 Ga 0.75 N space layer, 3nm of channel layer and 2.697 um of GaN buffer. The bottom of the device comprises of a 30 nm AlN layer for nucleation purposes and a 360 um Sapphire substrate. Gate length of the device has been kept at 1 um. The gate source and the gate drain distances as well have been kept at 1 um and 1.5um respectively. The total width of the device from the drain end to the source end stands at 50 um. A 5.6 ev of work function for the Schottky contact at the gate has been taken throughout the measurements and drain source ohmic contact resistance of 1.6e10-6 ohm has been considered. AlGaN/GaN HEMT: C doping- The DC characteristics for two different configurations of device, namely for basic GaN HEMT without any doping in buffer and GaN HEMT:C doping in buffer with a concentration of 5.5e16 is illustrated in Fig 1. The output drain current reaches a maximum value of 0.86 A/mm for the specified gate width of 100 um for conventional HEMT. The same characteristic value for the GaN HEMTs with 5.5e16 C dopants in buffer with is measured around 0.69 A/mm. It can be seen in fig 1 that Drain current is lower with 5.5e16 C dopants than without any doping in buffer region. The V th is shifts from -1.5V to more positive (-1V) value with C dopants in buffer than a conventional HEMT. The I d -V gs curves for all these configuration is also illustrated in Fig 2.

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 923 (c) (d) Fig 1.Band diagram for AlGaN/GaN HEMTs without any doping Band diagram for AlGaN/HEMT with C dopants in buffer.(c and d) I d -V ds characteristics for AlGaN/GaN HEMT without doping and with C dopants respectively. Fig 2. Id-Vds characteristics for AlGaN/GaN HEMTs without doping Id-Vds characteristics for AlGaN/GaN HEMTs with C dopants in buffer. These results can be explained by considering the trapping behavior of C impurities. The traps created by C dopants in the GaN buffer capture electrons from the 2DEG channel. Therefore, the electron density is lower which results in a lower drain current. With more dopants, more electrons from the channel are trapped in the buffer. Therefore, the drain current decreases as the C concentration increases. Leakage Effects on AlGaN/GaN HEMTs: The leakage effects for two different configurations of device, namely for basic GaN HEMT without any doping in buffer and GaN HEMT:C doping in buffer with a concentration of 5.5e16 is illustrated in Fig 3. These effects are measured by using pipinys models which is formulated in silvaco atlas. It can be directly seen that in case of without doping there is large leakage current so device is pinch off at lower voltages. But in case of C doping leakage current value is decreased so device is pinch off at higher voltages than in case without doping. Due to this suppressed leakage current definitely there is an enhancement in breakdown voltage is expected.

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 924 Fig 3. Leakge effects for AlGaN/GaN HEMTs without doping leakage effects for AlGaN/GaN HEMTs with C dopants in buffer. AlGaN/GaN HEMT: Fe doping- The DC characteristics for the device for GaN HEMT with Fe dopants in buffer with a concentration of 5.5e16 is illustrated in Fig 4. 3 The structure considered for simulation was formulated in Silvaco ATLAS for two-dimensional physical based device simulations. In this the acceptor level for Fe is 2.5ev have been kept. It can be seen in fig 3 that the drain current is decreases with this concentration level of Fe atoms than with the C dopants in buffer region of GaN HEMTs which is not match with the literature. Generally literature says that Fe has deep acceptor level near to the valence band so drain current should be increase than in the case of C dopants in buffer. Fig. 4 Band diagram for GaN HEMTs with Fe dopants with the concentration level of e16, I d -V ds curve for GaN HEMTs with Fe dopants with the concentration level of e16.

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 925 To match the results with literature or with the theoretical aspects this is very challenging task. Now we change the concentration level of Fe atoms from e16 to e15 for the same acceptor level. For this type of configuration the simulation was again formulated in Silvaco ATLAS. The DC characteristics for this configuration is illustrated in fig 5. As per comparison of fig.1(d) with fig 5 it can be directly seen that drain current is increased in case of Fe doping with a concentration level of e15 than C doping which follows the literature aspects also. Fig.5 Band diagram for GaN HEMTs with Fe dopants with the concentration level of e15, I d -V ds curve for GaN HEMTs with Fe dopants with the concentration level of e15. AlGaN/GaN HEMT with back barrier: Generally by increasing the gate to drain distance there is an increment in breakdown voltage but by increasing L gd, the on state resistance is increase and also it degrades the output power efficiency. 4 To minimize the on-resistance, it is therefore desirable to select hetero-structures with a high sheet charge density. Breakdown in GaN HEMTs, characterized by sudden punch-through of electrons due to sub-threshold leakage from the high resistive buffer layer at high off-state drain voltage leads to an increase in off-state current. Due to the presence of AlGaN barrier layer, the electrons are well confined to the upper side, but poorly confined from the bottom side in standard GaN HEMTs. With the concept of introducing a back barrier has been proposed, giving rise to a second hetero-structure in the same device providing better confinement to the electrons, resulting in lower sub-threshold leakage currents and providing better breakdown voltages. The general structure with this type of concept is shown in fig 6. In this structure AlGaN serving as the upper barrier layer, AlGaN or InGaN serving as back barrier layer and a GaN buffer in between the two barrier layers to serve as the 2-DEG channel. Fig.6 General structure of GaN HEMTs with concept of back barrier. Fig 7 a and b shows the results of back barrier on the breakdown voltage and band bending. AlGaN back barrier proved to be the best choice for high breakdown voltages.

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 926 Fig.7 Band Bending Breakdown voltage. Results: The DC characteristics for the device for three different configurations, namely for basic GaN HEMT without any doping in buffer and GaN HEMT:C doping in buffer with a concentration of 5.5e16,and GaN HEMTS with Fe dopants in buffer are measured. In this paper we also use different concentration level for the Fe dopants. The maximum drain current for conventional GaN HEMT is measured around 0.86 A/mm. The same characteristics value for GaN HEMT with C dopants is measured around 0.69 A/mm. It directly shows that the maximum drain current value was decreased in case of C dopants than conventional HEMT. In this paper we also measured the value of maximum drain current for GaN HEMT with Fe dopants with the same concentration value as C and which is around 0.60 A/mm. we are also changed the concentration level of Fe atoms from e16 to e15 and found drain current is increased up to 0.83 A/mm which is desired as the experimental results. Discussion: For high voltage applications, it is required that the back side of device or buffer area should be properly insulating so that more electrons confined into the channel Area and suppress leakage current path. The DC characteristics obtained for the configurations mentioned above follow the experimental results which have been obtained earlier. This is due to reduction in sub threshold drain leakage by intentionally doping in the GaN buffer with deep acceptor dopants such as C and Fe in GaN HEMTs. With the concept of introducing a back barrier has been proposed, giving rise to a second hetero-structure in the same device providing better confinement to the electrons, resulting in lower sub-threshold leakage currents and providing better breakdown voltages AlGaN/GaN DH-HEMTs also studied as remarkable increase in the breakdown voltage values and decrease in off-state drain leakage current on introduction of a back barrier due to improved carrier confinement as a result of increased back barrier height.

Manmohan Agrawal et al /Int.J. ChemTech Res.2014-2015,7(2),pp 921-927. 927 References: 1. Eldad Bahat-Treidel, Oliver Hilt, Frank Brunner, Joachim Würfl, and Günther Tränkle, Phys. Status Solidi C 7, No. 10, 2408 2411, June 2010. 2. Dora Y,Chakraborty A, McCarthy L, Keller S, DenBaars S P, and Mishra U K, IEEE Electron Device Letters, vol. 27, no. 9, September 2006. 3. Marco Silvestri, Michael J. Uren, and Martin Kuball, "Iron-induced deep-level acceptor center in GaN/AlGaN high electron mobility transistors: Energy level and cross section" Applied Physics Letters 102, 073501 (2013). 4. Hyung seok Lee, Daniel Piedra, Min Sun, Xiang Gao, Shiping Guo and Thomas Palacios 3000v -4.3- milliohm-square cm InAlN/GaN MOSHEMTs with AlGaN back barrier IEEE Electron Device Letters, vol. 33, no. 7, July- 2012. *****